To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## 16-BIT V SERIES ${ }^{\text {TM }}$

 16-/8- AND 16-BIT MICROPROCESSORSV20 ${ }^{\text {TM }}, ~ V 30^{\text {TM }}$<br>V20HL ${ }^{\text {TM }}$, $\mathrm{V}^{20 H L}{ }^{\text {TM }}$<br>V40 ${ }^{\text {TM }}$, $\mathrm{V} 5 \mathrm{O}^{\mathrm{TM}}$<br>V40HL ${ }^{\text {TM }}$, V50HL ${ }^{\text {TM }}$<br>V33A ${ }^{\text {TM }}$<br>V53A ${ }^{\text {TM }}$

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to $V_{D D}$ or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

V20, V30, V20HL, V30HL, V40, V50, V40HL, V50HL, V33A, V53A, and V series are trademarks of NEC Corporation.
InterTool is a trademark of Intermetrics Microsystems Software, Inc.

- The information in this document is current as of February, 1997. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000 800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Benelux Office Hong Kong
Eindhoven, The Netherlands Tel: 2886-9318
Tel: 040-2445845 Fax: 2886-9022/9044
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Madrid Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore
Tel: 65-253-8311
Fax: 65-250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP Brasil
Tel: 55-11-6462-6810
Fax: 55-11-6462-6829

MAJOR REVISIONS IN THIS EDITION

| Pages | Contents |
| :---: | :--- |
| Throughout | The following products have been deleted: |
|  | • $\mu$ PD70208 (A) (V40) |
|  | • $\mu$ PD70216 (A) (V50) |
|  | • $\mu$ PD70270 (V41 |
|  | • $\mu$ PD70280 (V51 |
|  |  |

The mark $\star$ shows major revised points.

## PREFACE

## Readers

Purpose

Organization
This manual is to introduce the instruction functions of the above 16-bit V series microprocessors.

Two volumes of the User's Manual of the above 16- bit V series microprocessors are available: Hardware Manual and Instruction Manual (this manual).

## Hardware Manual

## General

Pin Function
CPU Function
Internal Block Function
Bus Control Function
Interrupt Function
Standby Function
Reset Function
Others

Instruction Manual
General
Instruction Description
Instruction Map
Correspondence of Mnemonic between $\mu$ PD8086 and 8088

How to Read This Manual It is assumed that readers of this manual have a basic knowledge of electricity, logic circuits, and microcontrollers. Unless otherwise specified, the descriptions in this manual apply to all the models in the 16-bit V series microprocessors. Note that part number " $\mu \mathrm{PD} 70 . .$. " is referred to as "V..." in this manual.

To check the details of the function of an instruction whose mnemonic is known,
$\rightarrow$ Refer to CHAPTER 2 INSTRUCTIONS (instructions are shown in alphabetic order of the mnemonic)

To understand the details of each instruction,
$\rightarrow$ Read this manual in the order of the Table of Contents.

To understand the hardware functions of each product,
$\rightarrow$ Refer to the User's Manual - Hardware (separate volume) for each product.

To find the electrical specifications
$\rightarrow$ Refer to the data sheet for each product.

## Legend

Data significance : Left: high, right: low
Active low : $\overline{x \times x}$ (top bar over pin or signal name)
Memory map address : Top: high, bottom: low
Address representation : $x$ indicates a segment value, and $y$ indicates an offset value in the following case:
$x$ : yH

| Note | : Explanation of items marked with Note in the text |
| :--- | :--- |
| Caution | : Important information |
| Remark | : Supplement |
| Numeric notation | : |
|  | Binary $\quad \ldots \times \times \times \times$ or $~$ |
|  | Decimal $\quad \ldots \times \times \times \times \times$ |
|  | Hexadecimal $\ldots \times \times \times \times \mathrm{H}$ |

Related documents
The documents referred to in this publication may include preliminary versions. However, preliminary versions are not marked as such.

| Document <br> Parts Number | Data Sheet | User's Manual |  | Application Note | Register <br> Table | Q \& A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Hardware | Instruction |  |  |  |
| V20 | IC-1827 | IEM-871 | This manual | - | - | - |
| V30 | IC-1828 |  |  |  |  |  |
| V20HL | IC-3552 | IEU-761 |  | - | - | - |
| V30HL |  |  |  |  |  |  |
| V40 | U10154E | U10666E |  | U10911E <br> Software | - | U10554E |
| V50 |  |  |  |  |  |  |
| V40HL | IC-3659 | U11610E |  | U10037E <br> Hardware Design <br> U10911E <br> Software | - | U11123E |
|  |  |  |  |  |  |  |
| V50HL |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| V33A | U10136E | U10032E |  | - | - | - |
| V53A | U10120E | U10108E |  | U10188E <br> Address Expansion, Software | - | U10875E |

Phase-out/Discontinued
[MEMO]

## TABLE OF CONTENTS

CHAPTER 1 GENERAL ..... 1
1.1 Classification of Instructions by Function ..... 2
1.2 Instruction Word Format ..... 3
1.3 Functional Outline of Each Instruction ..... 3
1.3.1 Data transfer instructions ..... 3
1.3.2 Block manipulation instructions ..... 3
1.3.3 Bit field manipulation instructions ..... 3
1.3.4 I/O instructions ..... 4
1.3.5 Operation instructions ..... 4
1.3.6 BCD operation instructions .....  4
1.3.7 BCD adjustment instructions ..... 5
1.3.8 Data conversion instruction ..... 5
1.3.9 Bit manipulation instructions ..... 5
1.3.10 Shift and rotate instructions ..... 5
1.3.11 Stack manipulation instructions ..... 5
1.3.12 Program branch instructions ..... 6
1.3.13 CPU control instructions ..... 6
1.3.14 Mode select instructions ..... 6
CHAPTER 2 INSTRUCTIONS ..... 7
2.1 Description of Instructions (in alphabetical order of mnemonic) ..... 7
2.2 Number of Instruction Execution Clocks ..... 169
APPENDIX A REGISTER CONFIGURATION ..... 185
A. 1 General-Purpose Registers (AW, BW, CW, DW) ..... 185
A. 2 Segment Registers (PS, SS, DS0, DS1) ..... 185
A. 3 Pointers (SP, BP) ..... 185
A. 4 Program Counter (PC) ..... 185
A. 5 Program Status Word (PSW) ..... 186
A. 6 Index Registers (IX, IY) ..... 190
APPENDIX B ADDRESSING MODES ..... 191
B. 1 Instruction Address ..... 191
B. 2 Memory Operand Address ..... 193
APPENDIX C INSTRUCTION MAP ..... 199
APPENDIX D CORRESPONDENCE OF MNEMONICS OF $\mu$ PD8086 AND 8088 ..... 203
APPENDIX E INSTRUCTION INDEX (mnemonic: by function) ..... 205
APPENDIX F INSTRUCTION INDEX (mnemonic: alphabetical order) ..... 207

## LIST OF FIGURES

Figure No. Title Page
1-1 Relations between Common Instructions and Dedicated Instructions of Each Model ..... 1
1-2 Instruction Format ..... 3
1-3 Operation of ALU When Operation Instruction Is Executed ..... 4
2-1 Description Example ..... 12
A-1 PSW Configuration ..... 186

## LIST OF TABLES

Table No. Title Page
1-1 Classification of Instructions by Function ..... 2
2-1 Example of Flag Operation ..... 7
2-2 Example of Operand Type ..... 8
2-3 Example of Instruction Word ..... 9
2-4 Legend of Description of Instruction Format and Operand ..... 10
2-5 Memory Addressing ..... 11
2-6 Selecting 8-/16-Bit General-Purpose Register ..... 11
2-7 Selecting Segment Register ..... 11
2-8 Number of Instruction Execution Clocks ..... 170
C-1 Instruction Map ..... 200
C-2 Group1, Group2, Imm, and Shift Codes ..... 202
C-3 Group0 Codes ..... 202
C-4 Group3 Codes ..... 202
D-1 Register Correspondence with $\mu$ PD8086 and 8088 ..... 203
D-2 Mnemonic Correspondence with $\mu$ PD8086 and 8088 ..... 204

## CHAPTER 1 GENERAL

The 16 -bit V series microprocessors have 101 common instructions that are completely compatible in terms of software, so that your software resources can be effectively utilized.

In addition to these common instructions, the V20, V30, V20HL, V30HL, V40, V50, V40HL, and V50HL have three dedicated instructions (BRKEM, RETEM, and CALLN) to support emulation mode.

The V33A and V53A have two dedicated instructions (BRKXA and RETXA) to support the extended address mode.

Figure 1-1. Relations between Common Instructions and Dedicated Instructions of Each Model


Remark For the emulation mode and extended address mode, refer to the Hardware Manual of each model.

### 1.1 Classification of Instructions by Function

The instructions of the 16 -bit V series can be broadly divided by classification of function into the following 27 types.

Table 1-1. Classification of Instructions by Function

| Instruction Group | Mnemonic (alphabetical order) |
| :--- | :--- |
| Data transfer instructions | LDEA, MOV, TRANS, TRANSB, XCH |
| Repeat prefix | REP, REPC, REPE, REPNC, REPNE, REPNZ, REPZ |
| Primitive block transfer instructions | CMPBK, CMPBKB, CMPBKW, CMPM, CMPMB, CMPMW, LDM, LDMB, <br> LDMW, MOVBK, MOVBKB, MOVBKW, STM, STMB, STMW |
| Bit field manipulation instructions | EXT, INS |
| I/O instructions | IN, OUT |
| Primitive I/O instructions | INM, OUTM |
| Add/subtract instructions | ADD, ADDC, SUB, SUBC |
| BCD operation instructions | ADD4S, CMP4S, ROL4, ROR4, SUB4S |
| Increment/decrement instructions | DEC, INC |
| Multiplication/division instructions | DIV, DIVU, MUL, MULU |
| BCD adjustment instructions | ADJ4A, ADJ4S, ADJBA, ADJBS |
| Data conversion instructions | CVTBD, CVTBW, CVTDB, CVTWL |
| Compare instructions | CMP |
| Complement operation instructions | NEG, NOT |
| Logical operation instructions | AND, OR, TEST, XOR |
| Bit manipulation instructions | CLR1, NOT1, SET1, TEST1 |
| Shift instructions | SHL, SHR, SHRA |
| Rotate instructions | ROL, ROLC, ROR, RORC |
| Subroutine control instructions | CALL, RET |
| Stack manipulation instructions | DISPOSE, POP, PREPARE, PUSH |
| Branch instruction | BR |
| Conditional branch instructions | BC, BCWZ, BE, BGE, BGT, BH, BL, BLE, BLT, BN, BNC, BNE, BNH, |
| Interrupt instructions | BNL, BNV, BNZ, BP, BPE, BPO, BZ, BV, DBNZ, DBNZE, DBNZNE |
| CPU control instructions | DS0:, DS1:, PS:, SS: |
| Segment override prefix | BRKXA, RETXA |
| Dedicated emulation mode instructionsNote 1 | Dedicated extended address mode instructionsNote 2 |
| DeTI |  |

Notes 1. Except V33A and V53A
2. V33A and V53A only

### 1.2 Instruction Word Format

Basically, an instruction word (object code) is in the following format.

Figure 1-2. Instruction Format


Remark op code : 8-bit code indicating type of instruction
Operand: Field indicating register and memory address to be manipulated by instructions. Indicated as a field of 0 to 5 bytes.

### 1.3 Functional Outline of Each Instruction

### 1.3.1 Data transfer instructions

The data transfer instructions transfer data between two registers and between a register and memory, without data manipulation. These instructions can be classified into the following four types.

$$
\begin{array}{ll}
\text { To transfer general data (MOV) } & \begin{array}{l}
\text { Transfers a specified byte/word from the second operand to the first } \\
\text { operand. Can also directly transfer a numeric value to a register or } \\
\text { memory. }
\end{array} \\
\text { To transfer effective address (LDEA) : } & \begin{array}{l}
\text { Transfers the offset address (effective address) of the second operand } \\
\text { to the first operand. }
\end{array} \\
\text { To transfer conversion table (TRANS) : } & \text { Transfers 1 byte of a conversion table. } \\
\text { Exchanges general data (XCH) } & : \begin{array}{l}
\text { Exchanges the contents of the first operand with those of the second } \\
\text { operand. }
\end{array}
\end{array}
$$

### 1.3.2 Block manipulation instructions

A block (successive data) of bytes or words can be transferred or compared by using a repeat prefix and a primitive block transfer instruction.

The primitive block transfer instructions transfer, compare, and scan data, like the instructions that transfer data with the accumulator in block units. If a 1-byte repeat prefix is used, repetitive processing by hardware can be performed so that data can be manipulated successively.

### 1.3.3 Bit field manipulation instructions

The bit field manipulation instructions can be used to transfer data of specified length between a specified bit field area and the AW register, with a contiguous memory area regarded as the bit field.

These instructions update a word offset (IX or IY register) and bit offset (8-bit general-purpose register) and automatically specify successive bit field data after the instructions have been executed. These instructions are useful for computer graphics and high-level languages and can support, for example, packed array of Pascal and data structure of record type.

### 1.3.4 I/O instructions

The I/O instructions and primitive I/O instructions can read/write I/O devices.
The I/O devices transfer data with the CPU via the data bus by using these instructions.

### 1.3.5 Operation instructions

The following instructions can execute 8-/16-bit data operations.

Add/subtract, increment/decrement, multiplication, division, compare, complement operation, logical operation

The increment/decrement instructions can increment (+1) or decrement ( -1 ) the $8-/ 16$-bit data of the generalpurpose registers or memory.

Each operation instruction is not executed in a register or memory whose contents are to be manipulated, but actually executed in the ALU. The result of the operation is set (1) or reset ( 0 ) to the flags of the program status word (PSW).

Figure 1-3. Operation of ALU When Operation Instruction Is Executed


### 1.3.6 BCD operation instructions

The BCD operation instructions can be used to represent decimal numbers by using hexadecimal numbers for calculation.

These instructions can also be used to execute arithmetic operation or comparison of BCD strings in memory. Instructions that support rotating the BCD strings are also included.
Because the operand and comparison instructions are used to manipulate specific registers, they do not have an operand that specifies a packed BCD string.

The first address of the source string (address of the byte data including LSD) is specified by the contents of the IX register in data segment 0 (DSO).

The first address (address of the byte data including LSD) of the destination string is specified by the contents of the IY register in data segment 1 (DS1).

The number of digits is specified by the contents of the CL register.
Because the destination string and source string must be of the same length, 0 is extended to the length of longer string if the lengths of the two are different.

### 1.3.7 BCD adjustment instructions

BCD operation is supported by executing a BCD adjustment instruction before or after arithmetic operation.
Because the BCD adjustment instructions are executed on the AL register, they do not have an operand. In the case of addition and subtraction, adjustment can be made to both packed BCD and unpacked BCD. In the case of multiplication and division, however, adjustment can be made to only unpacked BCD representation.

### 1.3.8 Data conversion instruction

The data conversion instructions can convert the type and word length of binary and decimal numbers.
The CVTBD and CVTDB instructions convert binary numbers and 2-digit unpacked BCD.
The CVTBW and CVTWL instructions extend the sign in a register.

### 1.3.9 Bit manipulation instructions

The bit manipulation instructions are used to execute logical operations on the bit data of the general-purpose registers or memory.

The operand of the instruction format is "reg, bit" or "mem, bit".
The first operand, reg or mem, specifies 8-/16-bit data including the bit data to be manipulated and codes a generalpurpose register or an effective address.

The second operand bit indicates the address of the bit data in a byte or word, and uses the contents of CL or 8 -bit immediate data. If reg or mem is 8 -bit data, only the low-order 3 bits are the valid bit address. If reg or mem is 16 -bit data, only the low-order 4 bits are the valid bit address, and the high-order bits are ignored.

### 1.3.10 Shift and rotate instructions

The shift or rotate instructions shift or rotate the 8-/16-bit data of a general-purpose register or memory 1 bit or more (0 to 255).

The shift instructions are divided into arithmetic shift and logical shift instructions. Usually, the number of digits to be shifted is 1 , but it can be changed depending on the value of the CL register each time the instruction has been executed if specified by the count operand of the instruction ( 255 max.). The arithmetic shift instruction inserts 0 to the LSB of the data shifted if the data has been shifted 1 bit to the left, and 1 to the MSB of the data if the data has been shifted 1 bit to the right. The logical shift instruction does not cause the value of the LSB or MSB to be changed even when the data has been shifted 1 bit.

Like the shift instructions, the number of digits to be rotated by a rotate instruction is specified by the count operand of the instruction. This value is the value stored to the CL register. As a result of executing the rotate instruction, the CY and V flags are affected. The bit rotated out is always stored to the CY flag. The V flag always becomes undefined if two or more digits have been rotated. If only one digit is rotated and the MSB (extension) of the destination is affected as a result, the V flag is set to 1 ; otherwise, the flag is reset to 0 . The CY flag can be used as the extension of the destination when the ROLC or ROR instruction is used.

### 1.3.11 Stack manipulation instructions

The stack manipulation instructions are used to manipulate the stack in the memory.
The following four types of stack manipulation instructions are available.

PUSH : Saves data to the stack.
POP : Restores data from the stack.
PREPARE : Creates a stack frame and copies a frame pointer to secure an area for a local variable or to reference a global variable.
DISPOSE : Restores the stack pointer (SP) and base pointer ( BP ) to the status before the PREPARE instruction is executed.

### 1.3.12 Program branch instructions

These instructions branch program execution to specified addresses. The following four types of branch instructions are available.

| Subroutine control instructions | Save the contents of the program counter (PC) to the stack (CALL) or restore the contents of the PC from the stack (RET). |
| :---: | :---: |
| Branch instruction | Branches the flow of an instruction to a specified address. |
| Conditional branch instructions | Branch the flow of instruction execution to a specified address depending on the value of a flag. |
| Interrupt instructions | Temporarily stop execution of the program and controls flow of program execution by means of software interrupts if an external device requests for interrupt or if an operation error occurs. |

### 1.3.13 CPU control instructions

The CPU control instructions manipulate flags, synchronize the processor with an external device, or transfer data. An instruction that causes the CPU to execute nothing (NOP) is also available.

### 1.3.14 Mode select instructions

## (1) Emulation mode (except V33A and V53A)

The mode can be changed between the native and emulation modes by using a dedicated emulation mode instruction.

## (2) Extended address mode (V33A and V53A only)

The mode can be changed between the normal address mode and extended address mode by using a dedicated extended address mode instruction.

## CHAPTER 2 INSTRUCTIONS

### 2.1 Description of Instructions (in alphabetical order of mnemonic)

This chapter explains the following items for each instruction.
[Format]
[Operation]
[Operand]
[Flag]
[Description]
[Example]
[Number of bytes]
[Word format]
In [Format], [Operation], and [Operand], several identifiers are used.
Tables 2-2 through 2-4 show the identifiers used and their meanings, and Tables 2-5 through 2-7 explain how to select memory addressing modes, general-purpose registers, and segment registers.
[Flag] shows, by using identifiers, the operations of the flags that are affected as a result of executing the given instruction. Table 2-1 shows examples of operations of each flag.

Table 2-1. Example of Flag Operation

| Identifier | Description |
| :---: | :--- |
| Blank | Not affected |
| 0 | Reset to 0 |
| 1 | Set to 1 |
| $\times$ | Set to 1 or reset to 0 depending on result |
| U | Undefined |
| R | Restores previously saved value |

Table 2-2. Example of Operand Type

| Identifier | Description |
| :---: | :---: |
| reg | 8-/16-bit general-purpose register <br> (destination register for instruction using two 8-/16-bit general-purpose registers) |
| reg' | Source register for instruction using two 8-/16-bit general-purpose registers |
| reg8 | 8-bit general-purpose register |
|  | (destination register for instruction using two 8-bit general-purpose registers) |
| reg8' | Source register for instruction using two 8-bit general-purpose registers |
| reg16 | 16-bit general-purpose register |
|  | (destination register for instruction using two 16-bit general-purpose registers) |
| reg16' | Source register for instruction using two 16-bit general-purpose registers |
| mem | 8-/16-bit memory address |
| mem8 | 8-bit memory address |
| mem16 | 16-bit memory address |
| mem32 | 32-bit memory address |
| dmem | 16-bit direct memory address |
| imm | 8-/16-bit immediate data |
| imm3 | 3-bit immediate data |
| imm4 | 4-bit immediate data |
| imm8 | 8-bit immediate data |
| imm16 | 16-bit immediate data |
| acc | Accumulator (AW or AL) |
| sreg | Segment register |
| src-table | Name of 256-byte conversion table |
| src-block | Name of source block addressed by IX register |
| dst-block | Name of destination block addressed by IY register |
| near-proc | Procedure in current program segment |
| far-proc | Procedure in other program segments |
| near-label | Label in current program segment |
| short-label | Label in range of end of instruction -128 to +127 bytes |
| far-label | Label in other program segments |
| regptr16 | 16-bit general-purpose register having offset of call address in current program segment |
| memptr16 | 16-bit memory address having offset of call address in current program segment |
| memptr32 | 32-bit memory address having offset and segment data of call address in other program segments |
| pop-value | Number of bytes discarded from stack (0 to 64K, usually even number) |
| fp-op | Immediate value identifying instruction code of floating-point coprocessor |
| R | Register set (AW, BW, CW, DW, SP, BP, IX, IY) |
| DS1-spec | DS1 or segment name/group name ASSUMEd to DS1 |
| Seg-spec | Any segment register name or segment name/group name ASSUMEd to segment register |
| [ ] | Can be omitted |

Table 2-3. Example of Instruction Word

| Identifier | Description |
| :---: | :---: |
| W reg reg' mod, mem $\quad$ (disp-low) (disp-high) disp-low disp-high imm3 imm4 imm8 imm16-low imm16-high addr-low addr-high sreg s offset-low offset-high seg-low seg-high pop-value-low pop-value-high disp8 X XXX YYY ZZZ | Byte/word field $(0,1)$ <br> Register field (000 to 111) <br> Register field (000 to 111) (source register for instruction using two registers) <br> Memory addressing specification bit (mod: 00 to 10, mem: 000 to 111) <br> Low-order byte of option 16-bit displacement <br> High-order byte of option 16-bit displacement <br> Low-order byte of 16-bit displacement for PC relative addition <br> High-order byte of 16 -bit displacement for PC relative addition <br> 3-bit immediate data <br> 4-bit immediate data <br> 8-bit immediate data <br> Low-order byte of 16-bit immediate data <br> High-order byte of 16 -bit immediate data <br> Low-order byte of 16 -bit direct address <br> High-order byte of 16-bit direct address <br> Segment register specification bit (00 to 11) <br> Sign extension specification bit (1: sign extension, 0 : not sign extension) <br> Low-order byte of 16 -bit offset data loaded to PC <br> High-order byte of 16-bit offset data loaded to PC <br> Low-order byte of 16 -bit segment data loaded to PS <br> High-order byte of 16 -bit segment data loaded to PS <br> Low-order byte of 16 -bit data specifying number of bytes discarded from stack High-order byte of 16-bit data specifying number of bytes discarded from stack <br> 8-bit displacement relatively added to PC <br> Operation codes of floating-point coprocessor |

Table 2-4. Legend of Description of Instruction Format and Operand (1/2)

| Identifier | Description |
| :---: | :---: |
| dst | Destination operand |
| dst1 | Destination operand |
| dst2 | Destination operand |
| src | Source operand |
| src1 | Source operand |
| src2 | Source operand |
| target | Target operand |
| AW | Accumulator (16 bits) |
| AH | Accumulator (high-order bytes) |
| AL | Accumulator (low-order bytes) |
| BW | BW register (16 bits) |
| CW | CW register (16 bits) |
| CL | CW register (low-order byte) |
| DW | DW register (16 bits) |
| BP | Base pointer (16 bits) |
| SP | Stack pointer (16 bits) |
| PC | Program counter (16 bits) |
| PSW | Program status word (16 bits) |
| IX | Index register (source) (16 bits) |
| IY | Index register (destination) (16 bits) |
| PS | Program segment register (16 bits) |
| SS | Stack segment register (16 bits) |
| DS0 | Data segment 0 register ( 16 bits) |
| DS1 | Data segment 1 register (16 bits) |
| AC | Auxiliary carry flag |
| CY | Carry flag |
| P | Parity flag |
| S | Sign flag |
| Z | Zero flag |
| DIR | Direction flag |
| IE | Interrupt enable flag |
| V | Overflow flag |
| BRK | Break mode |
| MD | Mode flag (not provided to V33A and V53A) |
| (...) | Memory contents indicated by ( ) |
| disp | Displacement (8/16 bits) |
| temp | Temporary register (8/16/32 bits) |
| temp1 | Temporary register (16 bits) |
| temp2 | Temporary register (16 bits) |
| TA | Temporary register A (16 bits) |
| TB | Temporary register B (16 bits) |
| TC | Temporary register C (16 bits) |
| ext-disp8 | 16 -bits as result of sign-extending 8-bit displacement |
| seg | Immediate segment data (16 bits) |
| offset | Immediate offset data (16 bits) |

Table 2-4. Legend of Description on Instruction Format and Operand (2/2)

| Identifier |  |
| :--- | :--- |
| $\leftarrow$ | Transfer direction |
| + | Add |
| - | Subtract |
| $\times$ | Multiply |
| $\div$ | Divide |
| $\%$ | Modulo |
| $\wedge$ | Logical product (AND) |
| $\forall$ | Logical sum (OR) |
| $\times \times \mathrm{H}$ | Exclusive logical sum (XOR) |
| $\times \times \times \times \mathrm{H}$ | 2-digit hexadecimal value |

Table 2-5. Memory Addressing

| mem $\quad$ mod | 00 | 01 | 10 |
| :--- | :--- | :--- | :--- |
| 000 | BW+IX | BW+IX+disp8 | BW+IX+disp16 |
| 001 | BW+IY | BW+IY+disp8 | BW+IY+disp16 |
| 010 | BP+IX | BP+IX+disp8 | BP+IX+disp16 |
| 011 | BP+IY | BP+IY+disp8 | BP+IY+disp16 |
| 100 | IX | IX+disp8 | IX+disp16 |
| 101 | IY | IY+disp8 | IY+disp16 |
| 110 | Direct address | BP+disp8 | BP+disp16 |
| 111 | BW | BW+disp8 | BW+disp16 |

Table 2-6. Selecting 8-/16-Bit GeneralPurpose Register

| reg, reg' | $\mathrm{W}=0$ | $\mathrm{~W}=1$ |
| :---: | :---: | :---: |
| 000 | AL | AW |
| 001 | CL | CW |
| 010 | DL | DW |
| 011 | BL | BW |
| 100 | AH | SP |
| 101 | CH | BP |
| 110 | DH | IX |
| 111 | BH | IY |

Table 2-7. Selecting Segment Register

| sreg |  |
| :---: | :---: |
| 00 | DS1 |
| 01 | PS |
| 10 | SS |
| 11 | DS0 |

Figure 2-1. Description Example


## [Format] ADD dst, src

[Operand, Operation]

| Mnemonic | Operand (dst, src) | Operation |
| :---: | :---: | :---: |
| ADD | reg, reg' | $\mathrm{dst} \leftarrow \mathrm{dst}+$ src |
|  | mem, reg |  |
|  | reg, mem |  |
|  | reg, imm |  |
|  | mem, imm |  |
|  | acc, imm | [When $W=0$ ] $A L \leftarrow A L+$ imm8 <br> [When $W=1$ ] $A W \leftarrow A W+$ imm16 |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

[Description]

Example]

Adds the contents of the destination operand (dst) specified by the first operand to the contents of the source operand (src) specified by the second operand, and stores the result to the destination operand (dst).

To add the contents of memory $0: 50 \mathrm{H}$ (word data) to the contents of the DW register, and store the result to $0: 50 \mathrm{H}$

MOV AW, 0
MOV DS1, AW
MOV IY,50H
ADD DS1: WORD PTR [IY], DW
[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :--- | :--- | :---: |
| ADD | reg, reg' | 2 |
|  | mem, reg | $2-4$ |
|  | reg, mem | $2-4$ |
|  | reg, imm | 3,4 |
|  | mem, imm | $3-6$ |
|  | acc, imm | 2,3 |

[Word format]


## ADD4S

[Format] ADD4S [DS1-spec:] dst-string, [Seg-spec:] src-string ADD4S
[Operation]
BCD string $(\mathrm{IY}, \mathrm{CL}) \leftarrow \mathrm{BCD}$ string $(\mathrm{IY}, \mathrm{CL})+\mathrm{BCD}$ string $(\mathrm{IX}, \mathrm{CL})$
[Operand]

| Mnemonic |  |
| :--- | :--- |
| ADD4S | OpS1-spec : ] dst-string, [Seg-spec : ] src-string |
|  | None |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $U$ | $\times$ | $U$ | $U$ | $U$ | $\times$ |

[Description] Adds the packed BCD string addressed by the IX register to the packed BCD string addressed by the IY register, and stores the the result of the string addressed by the IY register. The string length (number of BCD digits) is determined by the CL register (the number of digits is $d$ if the contents of $C L$ is $d$ ) in a range of 1 to 254 digits.
The destination string must be always located in a segment specified by the DS1 register, the segment cannot be overridden. Although the default segment register of the source string is the DS0 register, the segment can be overridden, and the string can be located in a segment specified by any segment register.
The format of a packed BCD string is as follows.


Caution The BCD string instruction always operates in units of an even number of digits. If an even number of digits is specified, therefore, the result of the operation and each flag operation are normal. If an odd number of digits is specified, however, an operation of an even number of digits, or an odd number of digits +1, is executed. As a result, the result of the operation is an even number of digits and each flag indicates an even number of digits. To specify an odd number of digits, therefore, keep this in mind: Execute the BCD addition instruction, if the number of digits is odd, after clearing the high-order 4 bits of the most significant byte to " 0 ". As a result, the carry is indicated by bit 4 of the most significant byte, and is not reflected in the flag.

| [Example] | MOV | IX, OFFSET | VAR_1 |
| :--- | :--- | :--- | :--- |
|  | MOV | IY, OFFSET | VAR_2 |
|  | MOV | CL, 4 |  |
|  | ADD4S |  |  |

[Number of bytes] 2
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADD4S | [DS1-spec :] dst-string, [Seg-spec :] src-string | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  | None |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## ADDC

## [Format] ADDC dst, src

[Operand, Operation]

| Mnemonic | Operand (dst, src) | Operation |
| :---: | :---: | :---: |
| ADDC | reg, reg' | $\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}+\mathrm{CY}$ |
|  | mem, reg |  |
|  | reg, mem |  |
|  | reg, imm |  |
|  | mem, imm |  |
|  | acc, imm | [When $\mathrm{W}=0$ ] $\mathrm{AL} \leftarrow \mathrm{AL}+\mathrm{imm} 8+\mathrm{CY}$ <br> [When $\mathrm{W}=1$ ] $\mathrm{AW} \leftarrow \mathrm{AW}+\mathrm{imm} 16+\mathrm{CY}$ |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

Adds the contents of the destination operand (dst) specified by the first operand to the contents of the source operand (src) specified by the second operand with the contents of the CY flag, and stores the result to the destination operand (dst).

[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | $\begin{array}{llllllll}5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |  |  |  |  | 76 |  | $\begin{array}{llllll}5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |  |  |
| ADDC | reg, reg' | 0 | 0 | 0 | 1 | 0 | 0 | 1 | W | 1 | 1 |  | reg |  | reg' |
|  | mem, reg | 0 | 0 | 0 | 1 | 0 | 0 | 0 | W | mod |  |  | reg |  | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |  |
|  | reg, mem | 0 | 0 | 0 | 1 | 0 | 0 | 1 | W | mod |  |  | reg |  | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |  |
|  | reg, imm | 1 | 0 | 0 | 0 | 0 | 0 | s | W | 1 | 1 | 0 | 1 | 0 | reg |
|  |  | imm8 or imm16-low |  |  |  |  |  |  |  | imm16-high |  |  |  |  |  |
|  | mem, imm | 1 | 0 | 0 | 0 | 0 | 0 | s | W | mod | d | 0 | 1 | 0 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |  |
|  |  | imm8 or imm16-low |  |  |  |  |  |  |  | imm16-high |  |  |  |  |  |
|  | acc, imm | 0 | 0 | 0 | 1 | 0 | 1 | 0 | W | imm8 or imm16-low |  |  |  |  |  |
|  |  | imm16-high |  |  |  |  |  |  |  |  |  |  | - |  |  |

## ADJ4A

| [Format] | ADJ4A |
| :--- | :--- |
| [Operation] | Where $\mathrm{AL} \wedge \wedge^{\wedge} 0 \mathrm{FH}>9$ or $\mathrm{AC}=1$, |
|  | $\mathrm{AL} \leftarrow \mathrm{AL}+6$ |
|  | $\mathrm{AC} \leftarrow 1$ |
|  | Where $\mathrm{AL}>9 \mathrm{FH}$ or $\mathrm{CY}=1$ |
| $\mathrm{AL} \leftarrow \mathrm{AL}+60 \mathrm{H}$ |  |
| $\mathrm{CY} \leftarrow 1$ |  |
| [Operand] | Mnemonic |
| ADJ4A | None |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | U | $\times$ | $\times$ | $\times$ |

[Description] Adjusts the contents of the AL register resulting from addition of two packed decimal numbers into one packed decimal number.
[Example] ADJ4A
[Number of bytes] 1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADJ4A |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |

ADJ4S
[Format] ADJ4S
[Operation]
Where $A L \wedge 0 F H>9$ or $A C=1$
$A L \leftarrow A L-6$
$A C \leftarrow 1$
Where $\mathrm{AL}>9 \mathrm{FH}$ or $\mathrm{CY}=1$
$\mathrm{AL} \leftarrow \mathrm{AL}-60 \mathrm{H}$
$C Y \leftarrow 1$
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| ADJ4S | None |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | U | $\times$ | $\times$ | $\times$ |

[Description]
[Example]
SUB AW, BW
ADJ4S
[Number of bytes]
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

## ADJBA

[Format] ADJBA
[Operation] $\quad$ Where $A L \wedge 0 F H>9$ or $A C=1$
$\mathrm{AL} \leftarrow \mathrm{AL}+6$
$\mathrm{AH} \leftarrow \mathrm{AH}+1$
$\mathrm{AC} \leftarrow 1$
$C Y \leftarrow A C$
$\mathrm{AL} \leftarrow \mathrm{AL}{ }^{\wedge} 0 \mathrm{FH}$
[Operand]

| Mnemonic | Operand |
| :---: | :--- |
| ADJBA | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $U$ | $U$ | $U$ | $U$ |

[Description] Adjusts the contents of the AL register resulting from adding two unpacked decimal numbers into one unpacked decimal number. The high-order 4 bits become 0 .
[Example] ADJBA
[Number of bytes] 1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADJBA |  | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |

## ADJBS

[Format] ADJBS
[Operation]

$$
\begin{aligned}
& \text { Where } A L \wedge \text { ^ }{ }^{\wedge} \mathrm{FH}>9 \text { or } \mathrm{AC}=1 \\
& \mathrm{AL} \leftarrow \mathrm{AL}-6 \\
& \mathrm{AH} \leftarrow \mathrm{AH}-1 \\
& \mathrm{AC} \leftarrow 1 \\
& C Y \leftarrow A C \\
& \mathrm{AL} \leftarrow \mathrm{AL}{ }^{\wedge} 0 \mathrm{FH}
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| ADJBS | None |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | U | U | U | U |

[Description]
[Example]
[Number of bytes]
[Word format]

Adjusts the contents of the AL register resulting from subtracting two unpacked decimal numbers into one unpacked decimal number. The high-order 4-bits become 0 .

SUB AW, BW
ADJBS

1

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | , | 3 | 2 | 1 | 0 |
| ADJBS | None | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |

## [Format] AND dst, src

[Operand, Operation]

| Mnemonic | Operand (dst, src) | Operation |
| :---: | :---: | :---: |
| AND | reg, reg' | $\mathrm{dst} \leftarrow \mathrm{dst}^{\wedge} \mathrm{src}$ |
|  | mem, reg |  |
|  | reg, mem |  |
|  | reg, imm |  |
|  | mem, imm |  |
|  | acc, imm | [When $W=0$ ] $A L \leftarrow A L \wedge$ imm8 <br> [When $\mathrm{W}=1] \mathrm{AW} \leftarrow \mathrm{AW}{ }^{\wedge}$ imm16 |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $U$ | 0 | 0 | $\times$ | $\times$ | $\times$ |

ANDs the contents of the destination operand (dst) specified by the first operand to the contents of the source operand (src) specified by the second operand, and stores the result to the destination operand (dst).

| [Example] | MOV | DW, IY |
| :--- | :--- | :--- |
|  | AND | DW, 7FFFH |

[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :---: | :--- | :---: |
| AND | reg, reg' | 2 |
|  | mem, reg | $2-4$ |
|  | reg, mem | $2-4$ |
|  | reg, imm | 3,4 |
|  | mem, imm | $3-6$ |
|  | acc, imm | 2,3 |

[Word format]


Note The following code may be created depending on the assembler or compiler used.


Even in this case, the instruction is executed normally. Note, however, that some emulators do not support the functions to disassemble and assemble this instruction.

## [Format] <br> BC short-label

BL short-label
[Operation] Where $\mathrm{CY}=1: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BC | short-label |
| BL |  |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC when the CY flag is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]

| TEST | AL, BL |  |  |
| :---: | :--- | :--- | :--- |
| BC | SHORT | LP4 | ; LP4 = label |
| $\vdots$ |  |  |  |
| TEST | AL, BL |  |  |
| BL | SHORT | LP5 | ; LP5 = label |
| $\vdots$ |  |  |  |
| LP4: |  |  |  |

[Number of bytes] 2
[Word format]


BCWZ

## [Format] <br> BCWZ short-label

[Operation
Where $C W=0: P C \leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BCWZ | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description]
[Example]
LP22:

ADD AL, BL
BCWZ SHORT LP22 ; LP22 = label
Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the value of the CW register is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes. If the above condition is not satisfied, execution goes on to the next instruction.

$$
; \operatorname{LP} 22=\text { abel }
$$

[Number of bytes]
[Word format]

[Format] BE short-label
[Operation]
Where $Z=1: P C \leftarrow P C+e x t-d i s p 8$
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BE | short-label |
| BZ |  |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the $Z$ flag is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]

| AND | AL, 2 |  |  |
| :--- | :--- | :--- | :--- |
| BE | SHORT | LOOP $;$ LOOP = label |  |
| $\vdots$ |  |  |  |
| OR | AH, BH |  |  |
| BZ | SHORT | LOOP1 $;$ LOOP1 = label |  |
| $\vdots$ |  |  |  |

[Number of bytes] 2
[Word format]


## BGE

## [Format] BGE short-label

[Operation] Where $\mathrm{S} \forall \mathrm{V}=0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BGE | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the result of exclusive OR (XOR) between the $S$ and $V$ flags is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
Execution goes on to the next instruction if the above condition is not satisfied.
[Example]
SHL AL, 1
BGE SHORT LP16 ; LP16 = label

LP16:
[Number of bytes] 2
[Word format]

[Format] BGT short-label
[Operation] $\quad(S \forall V) \vee Z=0: P C \leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BGT | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the result of ORing between the result of exclusive OR (XOR) of the $S$ and V flags, and the Z flag is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
Execution goes on to the next instruction if the above condition is not satisfied.
[Example] LP18:

$$
\begin{array}{ll}
\text { SHL } & \text { AL, } 1 \\
\text { BGT } & \text { LP18 }
\end{array}
$$

[Number of bytes] 2
[Word format]


BH
Conditional branch where CY v Z = 0 Branch if Higher
[Format] BH short-label
[Operation] Where $\mathrm{CY} \vee \mathrm{Z}=0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BH | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the result of ORing the CY and $Z$ flags is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]
ROL AL, 1
BH SHORT LP10 ; LP10 = label

LP10:
[Number of bytes] 2
[Word format]


## [Format] BLE short-label

[Operation] $\quad(S \forall V) \vee Z=1: P C \leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BLE | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the result of ORing between the result of exclusive OR (XOR) of the $S$ and $V$ flags, and the $Z$ flag is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
Execution goes on to the next instruction if the above condition is not satisfied.

## [Example] LP17:

| $\vdots$ |  |
| :--- | :--- |
| SHR | AL, 1 |
| BLE | SHORT LP17 |

[Number of bytes] 2
[Word format]


BLT
Conditional branch where S $\forall \mathrm{V}=1$
Branch if Less Than

## [Format] <br> BLT short-label

[Operation]
Where $S \forall V=1: P C \leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BLT | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the result of exclusive OR between the $S$ and $Z$ flags is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
Execution goes on to the next instruction if the above condition is not satisfied.
[Example]
[Number of bytes]
2
[Word format]

[Format] BN short-label
[Operation] Where $S=1: P C \leftarrow P C+$ ext-disp8

## [Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BN | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the $S$ flag is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.

## [Example]

```
ADD AL, BL BN LP11 ; LP11 = label
```

LP11:
[Number of bytes] 2
[Word format]


## BNC BNL

BNC short-label
BNL short-label
[Operation] Where $\mathrm{CY}=0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BNC | short-label |
| BNL |  |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the CY flag is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]
[Number of bytes] 2
[Word format]


## BNE <br> BNZ

## Conditional branch where Z = 0 <br> Branch if Not Equal Branch if Not Zero

[Format] BNE short-label
BNZ short-label
[Operation] Where $\mathrm{Z}=0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BNE | short-label |
| BNZ |  |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the $Z$ flag is 0
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]

| OR | AL, BL |  |
| :--- | :--- | :--- |
| BNE | SHORT LP8 | $;$ LP8 $=$ label |
| $\vdots$ |  |  |
| AND | SH, BH |  |
| BNZ | SHORT LP9 | ; LP9 = label |
| $\vdots$ |  |  |

[Number of bytes] 2
[Word format]


## BNH

[Format] BNH short-label
[Operation] Where $C Y$ v Z = 1: PC $\leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BNH | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the result of OR between the CY and $Z$ flags is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]

```
ROR AL, 1
BNH SHORT LP9 ; LP9 = label
```

LP9:
[Number of bytes] 2
[Word format]

[Format] BNV short-label
[Operation] Where $\mathrm{V}=0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BNV | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the V flag is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.

## [Example]

ROR AL, 1
BNV LP3

LP3:
[Number of bytes] 2
[Word format]


## BP

[Format] BP short-label
[Operation] Where $S=0: P C \leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BP | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the $S$ flag is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]

> SHR AL, 1
> BP SHORT LP12 ; LP12 = label

LP12:
[Number of bytes] 2
[Word format]

[Format] BPE short-label
[Operation] Where $P=1: P C \leftarrow P C+$ ext-disp8

## [Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BPE | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC if the P flag is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.

## [Example]

```
ADD AL, BL
    BPE SHORT LP13 ; LP13 = label
```

LP13:
[Number of bytes] 2
[Word format]

[Format] BPO short-label
[Operation] Where $\mathrm{P}=0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BPO | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the $P C$ if the $P$ flag is 0 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]
ADD AL, BL
BPO SHORT LP14 ; LP14 = label

LP14:
[Number of bytes] 2
[Word format]


## [Format] BR target

## [Operation, operand]

| Mnemonic | Operand (target) | Operation |
| :--- | :--- | :--- |
| BR | near-label | $\mathrm{PC} \leftarrow \mathrm{PC}+$ disp |
|  | short-label | $\mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8 |
|  | regptr16 | $\leftarrow$ target |
|  | memptr16 |  |
|  | far-label | $\mathrm{PC} \leftarrow$ offset |$|$|  | $\mathrm{PS} \leftarrow$ (memptr32 + 3, memptr32 + 2) |
| :--- | :--- |
|  | memptr32 |
|  |  |

## [Flag]

| AC | CY | V | P | S | Z |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

- When target = near-label

Transfers the current PC value with a 16-bit displacement (disp) added to the PC. If the branch address is within a segment where this instruction is placed, the assembler automatically executes this instruction.

- When target = short-label

Transfers the current PC value with an 8-bit displacement added (actually, signextended 16 bits (ext-disp8)) to the PC.
If the branch address is within a segment where this instruction is placed, and within a range of $\pm 127$ bytes, the assembler automatically executes this instruction.

- When target $=$ regptr16 or target $=$ memptr16

Transfers the contents of the target operand (target) to the PC. Execution can branch to any address in the segment where this instruction is placed.

- When target = far-label

Transfers the 16-bit offset data at the second and third byte positions of the instruction to the PC, and the 16 -bit segment data at the fourth and fifth byte position of the instruction to the PS.
Execution can branch to any address of any segment.

- When target = memptr32

Loads the high-order 2 bytes of a 32-bit memory area to the PS, and the low-order 2 bytes, to the PC.
Execution can branch to any address of any segment.
[Example]
BR \$ - 8

| [Number of bytes] | Mnemonic | Operand | No. of bytes |
| :---: | :---: | :---: | :---: |
|  | BR | near-label | 3 |
|  |  | short-label | 2 |
|  |  | regptr16 | 2 |
|  |  | memptr16 | 2-4 |
|  |  | far-label | 5 |
|  |  | memptr32 | 2-4 |

[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{llllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |  |  |  |  |  |  | $7,6,5,4,3,2,1,0$ |  |  |  |  |
| BR | near-label | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | disp-low |  |  |  |  |
|  |  | disp-high |  |  |  |  |  |  |  | - |  |  |  |  |
|  | short-label | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | disp8 |  |  |  |  |
|  | regptr16 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 11 | 1 | 0 | 0 | reg |
|  | memptr16 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 0 | 0 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |
|  | far-label | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | offset-low |  |  |  |  |
|  |  | offset-high |  |  |  |  |  |  |  | seg-low |  |  |  |  |
|  |  | seg-high |  |  |  |  |  |  |  | - |  |  |  |  |
|  | memptr32 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | mod | 1 | 0 | 1 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |

## [Format] BRK target

[Operand, operation]

| Mnemonic | Operand (target) | Operation |
| :--- | :--- | :--- |
| BRK | 3 | $\mathrm{TA} \leftarrow(00 \mathrm{DH}, 00 \mathrm{CH})$ |
|  |  | $\mathrm{TC} \leftarrow(00 \mathrm{FH}, 00 \mathrm{EH})$ |
|  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW}$ |
|  |  | $\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0$ |
|  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS}$ |
|  |  | $\mathrm{PS} \leftarrow \mathrm{TC}$ |
|  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC}$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{TA}$ |
|  |  | $\mathrm{TA} \leftarrow(\mathrm{imm8} \times 4+1, \mathrm{imm} 8 \times 4)$ |
|  |  | $\mathrm{TC} \leftarrow(\mathrm{imm8} \times 4+3, \mathrm{imm} \times 4+2)$ |
|  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW}$ |
|  | imm8 $(\neq 3)$ | $\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0$ |
|  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS}$ |
|  |  | $\mathrm{PS} \leftarrow \mathrm{TC}$ |
|  |  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC}$ |
|  |  | $\mathrm{PC} \leftarrow \mathrm{TA}$ |

[Flag]

| AC | CY | V | P | S | Z | IE | BRK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 | 0 |

[Description] Saves the values of PSW, PS, and PC to the stack and resets the IE and BRK flags to 0 . Then loads the low-order 2 bytes of vector 3 in the interrupt vector table to the PC, and the high-order 2 bytes to the PS if target $=3$.
If target $=\mathrm{imm} 8$, loads the low-order 2 bytes of the interrupt vector table ( 4 bits) specified by the 8 -bit immediate data to the PC, and the high-order 2 bytes to the PS.
[Example] • BRK 3

- BRK 5
[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :---: | :--- | :---: |
| BRK | 3 | 1 |
|  | imm8 | 2 |

[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $7,6,5,4,3,2,1,0$ |
| BRK | 3 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | - |
|  | imm8 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | imm8 |

[Format] BRKEM imm8
[Operation]

$$
\begin{aligned}
& \mathrm{TA} \leftarrow(\mathrm{imm} 8 \times 4+1, \mathrm{imm} 8 \times 4) \\
& \mathrm{TC} \leftarrow(\mathrm{imm} 8 \times 4+3, \mathrm{imm} 8 \times 4+2) \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW} \\
& \mathrm{MD} \leftarrow 0: \text { Write enable status } \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS} \\
& \mathrm{PS} \leftarrow \mathrm{TC} \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\
& \mathrm{PC} \leftarrow \mathrm{TA}
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :--- | :--- | :--- |
| BRKEM | imm8 |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ | $M D$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 |

[Description] This instruction starts the emulation mode. The values of the PSW, PS, and PC are saved to the stack, the MD flag is reset to 0 to enable writing, and execution jumps to the emulation address specified by the interrupt vector specified by the 8-bit immediate data described as an operand.
When the instruction code of the interrupt service routine (for emulation) to which execution has jumped is fetched, the CPU interprets this code as an instruction of the $\mu$ PD8080AF and executes. To return to the native mode from the emulation mode, use the RETEM or CALLN instruction.
[Example]
BRKEM 40H
[Number of bytes] 3
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 6 |  | 4 | 3 | 2 | 10 |  | 7 | 65 |  | 4 | 3 | 210 |  |  |
| BRKEM | imm8 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  | imm8 |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |

[Format] BRKV
[Operation] Where $\mathrm{V}=1, \mathrm{TA} \leftarrow(011 \mathrm{H}, 010 \mathrm{H})$

$$
\begin{aligned}
& \mathrm{TC} \leftarrow(013 \mathrm{H}, 012 \mathrm{H}) \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW} \\
& \mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0 \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS} \\
& \mathrm{PS} \leftarrow \mathrm{TC} \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\
& \mathrm{PC} \leftarrow \mathrm{TA}
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BRKV | None |

[Flag]

| AC | CY | V | P | S | Z | IE | BRK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 | 0 |

[Description]
[Example]

Saves the values of PSW, PS, and PC to the stack and resets the IE and BRK flags to 0 if the V flag is set to 1 . Then loads the low-order 2 bytes of vector 4 of the interrupt vector table to the PC and the high-order 2 bytes to the PS if target $=3$.
Execution proceeds to the next instruction if the V flag is reset to 0 .
[Number of bytes] 1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 |  | 0 |
| BRKV | None | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |

## [Format <br> BRKXA imm8

[Operation]

$$
\begin{aligned}
& \text { temp1 } \leftarrow(\text { imm } 8 \times 4+1, \text { imm } 8 \times 4) \\
& \text { temp2 } \leftarrow(\text { imm } 8 \times 4+3, \text { imm } \times 4+2) \\
& \mathrm{XA} \leftarrow 1 \\
& \mathrm{PC} \leftarrow \text { temp1 } \\
& \mathrm{PS} \leftarrow \text { temp2 }
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :---: | :--- | :--- |
| BRKXA | imm8 |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Starts the extended address mode. Transfers control to an address stored to the entry of the interrupt vector table specified by the operand, and sets the XA flag of the XAM register (internal I/O address: FF80H) to 1.
If this instruction is executed in the normal address mode, the vector table on the address in the normal address mode is read and then the extended address mode is set. Execution jumps to the address of the vector table read first.
If this instruction is executed in the extended address mode, the vector table on the address in the extended address mode is read, and execution jumps to the address of this vector table.
The values of PC, PS, and PSW are not saved to the stack. To return from the extended address mode, use the RETXA instruction. Note that execution cannot be returned from this mode by the RETI instruction.

```
[Example] BRKXA OAH
```

[Number of bytes] 3
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 |  |  |  |  | 0 |
| BRKXA | imm8 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  | imm8 |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |

BUSLOCK
[Format] BUSLOCK
[Operation] Bus Lock Prefix
[Operand]

| Mnemonic | Operand |
| :---: | :--- | :--- |
| BUSLOCK | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] • V20, V30, V20H, and V30HL
In large-scale mode: Outputs the bus lock signal (BUSLOCK) while the single instruction following this instruction is executed. If this instruction is used for a block processing instruction with a repeat prefix, the $\overline{B U S L O C K}$ signal is continuously output until the block processing is completed.
In small-scale mode Although the BUSLOCK signal is not output, the bus hold request is disabled while the $\overline{B U S L O C K}$ signal is output in the large-scale mode. Therefore, this instruction is useful for not accepting the bus hold request during block processing.

Cautions 1. Do not place this instruction immediately before the POLL instruction.
2. The hardware interrupt requests (NMI and INT) and single-step break are not accepted between this instruction and the next instruction.

- Other than V20, V30, V20HL, and V30HL

Outputs the bus lock signal ( $\overline{\mathrm{BUSLOCK}}$ ) while the single instruction following this instruction is executed.
If this instruction is used for a block processing instruction with a repeat prefix, the $\overline{\text { BUSLOCK }}$ signal is continuously output until the block processing is completed.

Cautions 1. Do not place this instruction immediately before the POLL instruction.
2. The hardware interrupt requests (maskable interrupt and non- maskable interrupt) and single-step break are not accepted between this instruction and the next instruction.
[Example] BUSLOCK REP MOVBKB
[Number of bytes]
1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

[Format] BV short-label
[Operation]
Where $\mathrm{V}=1: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| BV | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC when the V flag is 1 .
Execution can be branched in a segment where this instruction is placed and in an address range of -128 to +127 bytes.
[Example]
LP2:
:
SHL AL, 1
BV SHORT LP2
[Number of bytes] 2
[Word format]


## [Format]

CALL target
[Operand, operation]

| Mnemonic | Operand (target) | Operation |
| :---: | :---: | :---: |
| CALL | near-proc | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \mathrm{PC}+\text { disp } \end{aligned}$ |
|  | regptr16 | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \text { regptr16 } \end{aligned}$ |
|  | memptr16 | $\begin{aligned} & \mathrm{TA} \leftarrow(\text { memptr } 16+1, \text { memptr16 }) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \mathrm{TA} \end{aligned}$ |
|  | far-proc | $\begin{aligned} & \hline \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS} \\ & \mathrm{PS} \leftarrow \text { seg } \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PS} \leftarrow \text { offset } \end{aligned}$ |
|  | memptr32 | $\begin{aligned} & \mathrm{TA} \leftarrow(\text { memptr32 }+1, \text { memptr32 }) \\ & \mathrm{TB} \leftarrow(\text { memptr32 }+3, \text { memptr32 }+2) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS} \\ & \mathrm{PS} \leftarrow \mathrm{~TB} \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & (\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \mathrm{TA} \end{aligned}$ |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description]

- When target = near-proc or target = regptr16

Saves the value of the PC to the stack and then transfers the next contents of the target operand (target) to the PC.

When target = near-proc: 16-bit relative address
When target = regptr16 : Value of 16-bit register (offset)

- When target = memptr16

Saves the value of the PC to the stack and then transfers the contents of a 16-bit memory area (offset) addressed by the target operand (target) to the PC.
Any address in the segment where this instruction is placed can be called.

- When target = far-proc

Saves the values of PC and PS to the stack and transfers the second and third bytes of the instruction to the PC, and the fourth and fifth bytes to the PS.
This instruction can call any address in any segment.

- When target = memptr32

Saves the values of PC and PS to the stack and transfers the high-order 2 bytes of a 32-bit memory area addressed by the target operand (target) to the PS and the loworder 2 bytes to the PC.
This instruction can call any address in any segment.
[Example] • CALL \$ + 10

- CALL SUB1; SUB1 is label
[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :--- | :--- | :---: |
| CALL | near-proc | 3 |
|  | regptr16 | 2 |
|  | memptr16 | $2-4$ |
|  | far-proc | 5 |
|  | memptr32 | $2-4$ |

[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $6 \quad 5$ |  | 43 | 2 |  | 10 | 7, $6,5,4,3,2,1,0$ |  |  |  |  |  |
| CALL | near-proc | 1 | 1 | 10 | 01 | 10 | 0 | 0 |  | disp-low |  |  |  |  |
|  |  | disp-high |  |  |  |  |  |  |  | - |  |  |  |  |
|  | regptr16 | 1 | 1 | 11 | 11 | 11 | 1 | 1 |  | 1 | 0 | 1 | 0 | reg |
|  | memptr16 | 1 | 1 | 11 | 11 | 11 | 1 | 1 |  | mod | 0 | 1 | 0 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |
|  | far-proc | 1 | 0 | 01 | 11 | 10 | 1 | 0 |  |  |  | ffs | t-I |  |
|  |  | offset-high |  |  |  |  |  |  |  | seg-low |  |  |  |  |
|  |  | seg-high |  |  |  |  |  |  | - |  |  |  |  |  |
|  | memptr32 | 1 | 1 | 11 | 11 | 11 | 1 | 1 |  | od | 0 | 1 | 1 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |


| [Format] | CALLN imm8 |
| :--- | :--- |
| [Operation] | $\mathrm{TA} \leftarrow(\mathrm{imm} 8 \times 4+1, \mathrm{imm} 8 \times 4)$ |
|  | $\mathrm{TC} \leftarrow(\mathrm{imm} 8 \times 4+3, \mathrm{imm} 8 \times 4+2)$ |
|  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW}$ |
| $\mathrm{MD} \leftarrow 1$ |  |
|  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS}$ |
|  | $\mathrm{PS} \leftarrow \mathrm{TC}$ |
|  | $\mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC}$ |
|  | $\mathrm{PC} \leftarrow \mathrm{TA}$ |

[Operand]

| Mnemonic | Operand |
| :--- | :--- | :--- |
| CALLN | imm8 |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ | $M D$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 1 |

[Description] When this instruction is executed in the emulation mode (this instruction is interpreted as an instruction of the $\mu$ PD8080AF), the CPU saves the values of PS, PC, and PSW to the stack (at this time, MD $=0$ is saved), sets the MD flag to 1 , and loads an interrupt vector specified by the 8-bit immediate data described as an operand to the PS and PC.
In this way, an interrupt routine in the native mode can be called from the emulation mode. To return to the emulation mode from this interrupt routine, use the RETI instruction.
[Example] CALLN 40H
[Number of bytes] 3
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CALLN | imm8 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
|  |  | imm8 |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |

## CHKIND

## [Format] <br> CHKIND reg16, mem32

[Operation]

$$
\begin{aligned}
& \text { When }(\text { mem32 })>\text { reg16 or }(\text { mem } 32+2)<\text { reg } 16 \\
& \mathrm{TA} \leftarrow(015 \mathrm{H}, 014 \mathrm{H}) \\
& \mathrm{TC} \leftarrow(017 \mathrm{H}, 016 \mathrm{H}) \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW} \\
& \mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0 \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS} \\
& \mathrm{PS} \leftarrow \mathrm{TC} \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\
& \mathrm{PC} \leftarrow \mathrm{TA}
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| CHKIND | reg16, mem32 |

[Flag] If interrupt condition is satisfied

| AC | CY | V | P | S | Z | IE | BRK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 | 0 |

If interrupt condition is not satisfied

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ | $I E$ | BRK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |

[Description]
This instruction checks whether an index value that specifies an element is in a defined area if the data structure is of array type. If the index exceeds the defined area, the BRK 5 instruction is started. The defined area value is set to 2 words in memory in advance (the first word is the lower-limit value and the second word is the higher-limit value). As the index value, the register (any 16-bit register) used by an array manipulation program is used.

[Example] CHKIND AW, DWORD_VAR
[Number of bytes] 2 to 4
[Word format]


CLR1

## Resets bit

Clear bit
[Format] (1) CLR1 dst, src
(2) CRL1 dst
[Operation] Format (1): Bit n of dst ( n is specified by src) $\leftarrow 0$
Format (2): dst $\leftarrow 0$

## [Operand]

Format (1)

| Mnemonic | Operand (dst, src) |
| :--- | :--- |
| CLR1 | reg8, CL |
|  | mem8, CL |
|  | reg16, CL |
|  | mem16, CL |
|  | reg8, imm3 |
|  | mem8, imm3 |
|  | reg16, imm4 |
|  | mem16, imm4 |

Format (2)

| Mnemonic | Operand (dst) |
| :--- | :--- |
| CLR1 | CY |
|  | DIR |

[Flag]
Format (1)

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

Format (2) (when dst = CY)

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  |  |  |  |

Format (2) (when dst = DIR)

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ | $D I R$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 |

Format (1): Resets bit n ( n is the contents of the source operand (src) specified by the second operand) of the destination operand (dst) specified by the first operand, and stores the result to the destination operand (dst).
If the operand is reg8, CL or mem8, CL, only the low-order 3 bits ( 0 to 7 ) of the value of $C L$ are valid.
If the operand is reg16, CL or mem16, CL, only the low-order 4 bits ( 0 to 15) of the value of CL are valid.

If the operand is reg8, imm3, only the low-order 3 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem8, imm3, only the low-order 3 bits of the immediate data at the last byte position of the instruction are valid.
If the operand is reg16, imm4, only the low-order 4 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem16, imm4, only the low-order 4 bits of the immediate data at the last byte of the instruction are valid.

Format (2) : Resets the CY flag if dst = CY.
Resets the DIR flag if dst = DIR. Also sets so that the index registers (IX and IY) are auto-incremented when MOVBK, CMPBK, CMPM, LDM, STM, INM, or OUTM instruction is executed.

| [Example] | CLR 1 | CY |
| :--- | :--- | :--- |
|  | SHL | $\mathrm{AL}, 1$ |
|  | BC | $\$+6$ |

[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :--- | :--- | :---: |
| CLR1 | reg8, CL | 3 |
|  | mem8, CL | $3-5$ |
|  | reg16, CL | 3 |
|  | mem16, CL | $3-5$ |
|  | reg8, imm3 | 4 |
|  | mem8, imm3 | $4-6$ |
|  | reg16, imm4 | 4 |
|  | mem16, imm4 | $4-6$ |
|  | CY | 1 |
|  | DIR | 1 |

[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CLR1 | reg8, CL | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
|  |  | 1 | 1 | 0 | 0 | 0 | reg |  |  | - |  |  |  |  |  |  |  |
|  | mem8, CL | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
|  |  | mod |  | 0 | 0 | 0 |  | em |  |  |  |  | sp- | -low) |  |  |  |
|  |  | (disp-high) |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |
|  | reg16, CL | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
|  |  | 1 | 1 | 0 | 0 | 0 | reg |  |  | - |  |  |  |  |  |  |  |
|  | mem16, CL | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
|  |  | mo |  | 0 | 0 | 0 |  | m |  |  |  |  | sp-1 | -low) |  |  |  |
|  |  | (disp-high) |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |
|  | reg8, imm3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
|  |  | 1 | 1 | 0 | 0 | 0 | reg |  |  | imm3 |  |  |  |  |  |  |  |
|  | mem8, imm3 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
|  |  | mod |  | 0 | 0 | 0 |  | m |  |  |  |  | sp-1 | -low) |  |  |  |
|  |  | (disp-high) |  |  |  |  |  |  |  | imm3 |  |  |  |  |  |  |  |
|  | reg16, imm4 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
|  |  | 1 | 1 | 0 | 0 | 0 | reg |  |  | imm4 |  |  |  |  |  |  |  |
|  | mem16, imm4 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
|  |  | mod |  | 0 | 0 | 0 |  | m |  |  |  |  | sp-1 | -low) |  |  |  |
|  |  | (disp-high) |  |  |  |  |  |  |  | imm4 |  |  |  |  |  |  |  |
|  | CY | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | - |  |  |  |  |  |  |  |
|  | DIR | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | - |  |  |  |  |  |  |  |

[Format] CMP dst, src
[Operand, operation]

| Mnemonic | Operand (dst, src) | Operation |
| :---: | :---: | :---: |
| CMP | reg, reg' | dst - src |
|  | mem, reg |  |
|  | reg, mem |  |
|  | reg, imm |  |
|  | mem, imm |  |
|  | acc, imm | [When W = 0] AL - imm8 [When W = 1] AW - imm16 |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

[Description] Subtracts the source operand (src) specified by the second operand from the destination operand (dst) specified by the first operand.
The result of the subtraction is stored nowhere, and only the flags are affected.
[Example] • CMP BL, BYTE PTR [IX]

- CMP CW, [BP+4]
[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :---: | :--- | :---: |
| CMP | reg, reg' | 2 |
|  | mem, reg | $2-4$ |
|  | reg, mem |  |
|  | reg, imm | 3,4 |
|  | mem, imm | $3-6$ |
|  | acc, imm | 2,3 |

[Format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  | 6 | 5 | 4 | 3 | 10 |
| CMP | reg, reg' | 0 | 0 | 1 | 1 | 1 | 0 | 1 | W | 1 | 1 |  | reg |  | reg' |
|  | mem, reg | 0 | 0 | 1 | 1 | 1 | 0 | 0 | W | mo | od |  | reg |  | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |  |
|  | reg, mem | 0 | 0 | 1 | 1 | 1 | 0 | 1 | W | mod | d |  | reg |  | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |  |
|  | reg, imm | 1 | 0 | 0 | 0 | 0 | 0 | s | W | 1 | 1 | 1 | 1 | 1 | reg |
|  |  | imm8 or imm16-low |  |  |  |  |  |  |  | imm16-high |  |  |  |  |  |
|  | mem, imm | 1 | 0 | 0 | 0 | 0 | 0 | S | W | mo | d | 1 | 1 | 1 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |  |
|  |  | imm8 or imm16-low |  |  |  |  |  |  |  | imm16-high |  |  |  |  |  |
|  | acc, imm | 0 | 0 | 1 | 1 | 1 | 1 | 0 | W | imm8 or imm16-low |  |  |  |  |  |
|  |  | imm16-high |  |  |  |  |  |  |  |  |  |  | - | - |  |

## CMP4S

| [Format] | CMP4S [DS1-spec:] dst-string, [Seg-spec:] src-string <br> CMP4S |
| :--- | :--- |
| [Operation] | BCD string $(\mathrm{IY}, \mathrm{CL}) \leftarrow \mathrm{BCD}$ string $(\mathrm{IX}, \mathrm{CL})$ |
| [Operand] | Mnemonic |
|  | CMP4S |
|  |  |
|  | [DS1-spec :] dst-string, [Seg-spec : ] src-string |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U | $\times$ | U | U | U | $\times$ |

[Description] Subtracts the packed BCD string addressed by the IX register from the packed BCD string addressed by the IY register. The result is not stored and only the flags are affected. The string length (number of BCD digits) is determined by the CL register (the number of digits is $d$ if the contents of $C L$ is $d$ ) in a range of 1 to 254 digits.
The destination string must be always located in a segment specified by the DS1 register, and the segment cannot be overridden. Although the default segment register of the source string is the DS0 register, the segment can be overridden, and the string can be located in a segment specified by any segment register. The format of a packed BCD string is as follows.


Caution The BCD string instruction always operates in units of an even number of digits. If an even number of digits is specified, therefore, the result of the operation and each flag operation are normal. If an odd number of digits is specified, however, an operation of an even number of digits, or an odd number of digits +1 , is executed. As a result, the result of the operation is an even number of digits and each flag indicates an even number of digits.
To specify an odd number of digits, therefore, keep this in mind: Execute the BCD compare instruction, if the number of digits is odd, after clearing the high-order 4 bits of the most significant byte to " 0 ".

| [Example] | MOV IX, OFFSET VAR_1 |
| :--- | :--- |
|  | MOV IY, OFFSET VAR_2 |
|  | MOV CL, 4 |
|  | CMP4S |

[Number of bytes] 2
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMP4S | [DS1-spec : ] dst-string, [Seg-spec : ] src-string | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
|  | None |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| [Format] | (repeat) CMPBK [Seg-spec:] src-block, [DS1-spec:] dst- block <br> (repeat) CMPBKB <br> (repeat) CMPBKW |  |
| :---: | :---: | :---: |
| [Operation] | [When W = <br> [When W = | $\begin{aligned} & (I X)-(I Y) \\ & \text { DIR }=0: I X \leftarrow I X+1, I Y \leftarrow I Y+1 \\ & \text { DIR }=1: I X \leftarrow I X-1, I Y \leftarrow I Y-1 \\ & (I X+1, I X)-(I Y+1, I Y) \\ & \text { DIR }=0: I X \leftarrow I X+2, I Y \leftarrow I Y+2 \\ & \text { DIR }=1: I X \leftarrow I X-2, I Y \leftarrow I Y-2 \end{aligned}$ |
| [Operand] | Mnemonic | Operand |
|  | CMPBK | [Seg-spec : ] src-block, [DS1-spec : ] dst-block |
|  | CMPBKB | None |
|  | CMPBKW |  |

## [Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

## [Description]

[Example]

Repeatedly subtracts the block addressed by the IY register from the block addressed by the IX register in byte or word units, and reflects the result on the flags.
The IX and IY registers are automatically incremented (+1/+2) or decremented ( $-1 /-2$ ) for the next byte/word processing each time data of 1 byte/word has been processed. The direction of the block is determined by the status of the DIR flag.

Whether data is processed in byte or word units is specified by the attribute of the operand when the CMPBK instruction is used. When the CMPBKB and CMPBKW instructions are used, the data is processed in byte and word units, respectively.
The destination block must be always located in a segment specified by the DS1 register, and the segment cannot be overridden. On the other hand, although the default segment register of the source block is the DS0 register, the segment can be overridden, and the block can be located in a segment specified by any segment register.

CMPBK BYTE_VAR1, BYTE_VAR2
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
| CMPBK | [Seg-spec : ] src-block, [DS1-spec : ] dst-block | 1 | 0 | 1 | 0 | 0 | 1 | 1 W |  |
| CMPBKB | None |  |  |  |  |  |  |  |  |
| CMPBKW |  |  |  |  |  |  |  |  |  |

## CMPM <br> CMPMB <br> CMPMW

| [Format] | (repeat) CMPM [DS1-spec:] dst-block <br> (repeat) CMPMB <br> (repeat) CMPMW |  |
| :---: | :---: | :---: |
| [Operation] | [When W = 0] <br> [When W = 1] | $\begin{aligned} & A L-(I Y) \\ & D I R=0: I Y \leftarrow I Y+1 \\ & D I R=1: I Y \leftarrow I Y-1 \\ & A W-(I Y+1, I Y) \\ & D I R=0: I Y \leftarrow I Y+2 \\ & D I R=1: I Y \leftarrow I Y-2 \end{aligned}$ |
| [Operand] | Mnemonic | Operand |
|  | CMPM | [DS1-spec : ] dst-block |
|  | CMPMB | None |
|  | CMPMW |  |

[Flag]

| AC | CY | V | P | S | Z |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

[Description]
[Example]

Repeatedly subtracts the block addressed by the IY register from the value of the accumulator (AL/AW) in byte or word units, and reflects the result on the flags.
The IY register is automatically incremented (+1/+2) or decremented ( $-1 /-2$ ) for the next byte/word processing each time data of 1 byte/word has been processed. The direction of the block is determined by the status of the DIR flag.

Whether data is processed in byte or word units is specified by the attribute of the operand when the CMPM instruction is used. When the CMPMB and CMPMW instructions are used, the data is processed in byte and word units, respectively.
The destination block must be always located in a segment specified by the DS1 register, and the segment cannot be overridden.

- MOV AW, 5555H

MOV BW, 1000H
MOV IY, BW
REPC CMPM WORD PTR [IY]

- REPNC CMPMW
- REPZ CMPMB
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 6 5 4 3 2 1 0 |  |  |  |  |  |  |  |  |
| CMPM | [DS1-spec : ] dst-block | 1 | 0 | 1 | 0 | 1 | 1 | 1 W |  |  |
| CMPMB | None |  |  |  |  |  |  |  |  |  |
| CMPMW |  |  |  |  |  |  |  |  |  |  |

[Format] CVTBD
[Operation]

$$
\begin{aligned}
& \mathrm{AH} \leftarrow \mathrm{AL} \div 0 \mathrm{AH} \\
& \mathrm{AL} \leftarrow \mathrm{AL} \% 0 \mathrm{AH}
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| CVTBD | None |

[Flag]

| AC | CY | V | P | S | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $U$ | $U$ | $U$ | $\times$ | $\times$ | $\times$ |

[Description] Converts the 8-bit binary number of the AL register into a 2-digit unpacked decimal number. As a result, the value of the AH register is replaced with the quotient resulting from dividing the value of the AL register by 10 , and then the value of the AL register is replaced with the remainder resulting from the division.
[Example] MOV AL, 30H
CVTBD
[Number of bytes] 2
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CVTBD | None | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

## CVTBW

[Format] CVTBW
[Operation] When $\mathrm{AL}<80 \mathrm{H}: \mathrm{AH} \leftarrow 0$
When $\mathrm{AL} \geq 80 \mathrm{H}: \mathrm{AH} \leftarrow \mathrm{FFH}$
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| CVTBW | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description]
[Example]

Extends the sign of the byte in the AL register to the AH register. This instruction is useful for obtaining a double- length dividend (word) from a certain byte before executing byte division.

| MOV | AL, BUF1; BUF1 is byte variable |
| :--- | :--- |
| CVTBW |  |
| MOV | DL, 60 |
| DIV | DL |

DL
[Number of bytes] 1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CVTBW | None | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

[Format] CVTDB
[Operation]

$$
\begin{aligned}
& \mathrm{AL} \leftarrow \mathrm{AH} \times 0 \mathrm{AH}+\mathrm{AL} \\
& \mathrm{AH} \leftarrow 0
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :--- | :--- | :--- |
| CVTDB | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $U$ | $U$ | $U$ | $\times$ | $\times$ | $\times$ |

[Description]
[Example] MOV AW, [BW]
CVTDB
[Number of bytes] 2
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CVTDB | None | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

## CVTWL

[Format] CVTWL
[Operation] When AW $<8000 \mathrm{H}: \mathrm{DW} \leftarrow 0$
When AW $\geq 8000 \mathrm{H}:$ DW $\leftarrow$ FFFFH
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| CVTWL | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description]
[Example]
MOV AW, BUFFER
CVTWL
DIV CW word division.

CW
[Number of bytes] 1
[Word format]
1

Extends the sign of the word of the AW register to the DW register. This instruction is useful for obtaining a double-length (double word) dividend from a certain word before executing

|  | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CVTWL | None | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |

## DBNZ

[Format] DBNZ short-label
[Operation] $\quad C W \leftarrow C W-1$
Where $\mathrm{CW} \neq 0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| DBNZ | short-label |

[Flag]

| AC | CY | V | P | S | Z |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

[Description] Decrements the value of the CW register ( -1 ) and, if the value of the CW register is not zero as a result, loads the current PC value with an 8-bit displacement added (actually, sign-extended 16 bits) to the PC.
Execution can branch in the segment where this instruction is placed and in an address range of -128 to +127 bytes. Execution goes on to the next instruction if the above condition is not satisfied.
[Example] LP21:

SHL AL, 1
DBNZ LP21 ; LP21 = label
[Number of bytes] 2
[Word format]

[Format] DBNZE short-label
[Operation] $\quad \mathrm{CW} \leftarrow \mathrm{CW}-1$
Where $C W \neq 0$ and $Z=1: P C \leftarrow P C+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| DBNZE | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] Decrements the value of the CW register ( -1 ) and, if the value of the CW register is not zero and the $Z$ flag is set to 1 as a result, loads the current PC value with an 8 -bit displacement added (actually, sign-extended 16 bits) to the PC.
Execution can branch in the segment where this instruction is placed and in an address range of -128 to +127 bytes.
Execution goes on to the next instruction if the above condition is not satisfied.
[Example] LP20:

AND AL, BL
DBNZE LP20 ; LP20 = label
[Number of bytes] 2
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 65 | 43 | 2 |  |
| DBNZE | short-label | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  | disp8 |  |  |

## DBNZNE

[Format] DBNZNE short-label
[Operation] $\quad \mathrm{CW} \leftarrow \mathrm{CW}-1$
Where $C W \neq 0: \mathrm{PC} \leftarrow \mathrm{PC}+$ ext-disp8
[Operand]

| Mnemonic | Operand |
| :---: | :--- |
| DBNZNE | short-label |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description]
[Example]

AND AL, OFFH
DBNZNE SHORT LP19 ; LP19 = label
[Number of bytes] 2
[Word format]


## DEC

[Format] DEC dst
[Operation]
dst $\leftarrow$ dst -1
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| DEC | reg8 |
|  | mem |
|  | reg16 |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ |  | $\times$ | $\times$ | $\times$ | $\times$ |

[Description] Decrements the contents of the destination operand (dst) ( -1 ).
[Example]

- DEC BW
- DEC BP
- DEC IX
- DEC IY
[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :---: | :--- | :---: |
| DEC | reg8 | 2 |
|  | mem | $2-4$ |
|  | reg16 | 1 |

[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 76 | 5 | 4 | 3 | 1,0 |
| DEC | reg8 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 11 | 0 | 0 | 1 | reg |
|  | mem | 1 | 1 | 1 | 1 | 1 | 1 | 1 | W | mod | 0 | 0 | 1 | mem |
|  |  | (disp-low) |  |  |  |  |  |  |  | (disp-high) |  |  |  |  |
|  | reg16 | 0 | 1 | 0 | 0 | 1 | reg |  |  | - |  |  |  |  |

DI
[Format] DI
[Operation] $\quad \mathrm{IE} \leftarrow 0$
[Operand]

| Mnemonic | Operand |
| :--- | :--- |
| DI | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ | $I E$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 0 |

[Description] Resets the IE flag to 0 and disables the maskable interrupt. This instruction does not disable the non-maskable interrupt request and software interrupt request.

## [Example] DI

PUSH R
[Number of bytes] 1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DI | None | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |

## DISPOSE

[Format] DISPOSE
[Operation]

$$
\begin{aligned}
& \mathrm{SP} \leftarrow \mathrm{BP} \\
& \mathrm{BP} \leftarrow(\mathrm{SP}+1, \mathrm{SP}) \\
& \mathrm{SP} \leftarrow \mathrm{SP}+2
\end{aligned}
$$

[Operand]

| Mnemonic | Operand |
| :---: | :--- | :--- |
| DISPOSE | None |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |

[Description] This instruction releases one frame of the stack frame created by the PREPARE instruction. A pointer value indicating one frame before is loaded to the BP, and a pointer value indicating the lowest frame is loaded to the SP.
[Example] DISPOSE
[Number of bytes] 1
[Word format]

| Mnemonic | Operand | Operation code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DISPOSE | None | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |

DIV
[Format] DIV dst
[Operand, operation]

| Mnemonic | Operand (dst) | Operation |
| :---: | :---: | :---: |
| DIV | reg8 <br>  <br>  <br>  <br> mem8 | ```temp \(\leftarrow\) AW Where temp \(\div\) dst \(>0\) and temp \(\div\) dst \(\leq 7 \mathrm{FH}\) or, where temp \(\div\) dst \(<0\) and temp \(\div d s t>0-7 \mathrm{FH}-1\), AH \(\leftarrow\) temp\%dst \(\mathrm{AL} \leftarrow\) temp \(\div\) dst Where temp \(\div\) dst \(>0\) and temp \(\div\) dst \(>7 \mathrm{FH}\) or, where temp \(\div\) dst \(<0\) and temp \(\div d s t \leq 0-7 \mathrm{FH}-1\), quotient and remainder are undefined. \(\mathrm{TA} \leftarrow(001 \mathrm{H}, 000 \mathrm{H})\) \(\mathrm{TC} \leftarrow(003 \mathrm{H}, 002 \mathrm{H})\) \(S P \leftarrow S P-2,(S P+1, S P) \leftarrow P S W\) \(\mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0\) \(S P \leftarrow S P-2,(S P+1, S P) \leftarrow P S\) \(P S \leftarrow T C\) \(S P \leftarrow S P-2,(S P+1, S P) \leftarrow P C\) \(\mathrm{PC} \leftarrow \mathrm{TA}\)``` |
|  | reg16 | ```temp \(\leftarrow\) DW, AW Where temp \(\div\) dst \(>0\) and temp \(\div\) dst \(\leq 7\) FFFH or, where temp \(\div\) dst \(<0\) and temp \(\div\) dst > 0 - 7FFFH -1 , DW \(\leftarrow\) temp\%dst AW \(\leftarrow\) temp \(\div\) dst Where temp \(\div\) dst \(>0\) and temp \(\div\) dst \(>7\) FFFH or, where temp \(\div\) dst \(<0\) and temp \(\div\) dst \(\leq 0-7 F F F H-1\), quotient and remainder are undefined.``` |
|  | mem16 | $\begin{aligned} & \mathrm{TA} \leftarrow(001 \mathrm{H}, 000 \mathrm{H}) \\ & \mathrm{TC} \leftarrow(003 \mathrm{H}, 002 \mathrm{H}) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PSW} \\ & \mathrm{IE} \leftarrow 0, \mathrm{BRK} \leftarrow 0 \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PS} \\ & \mathrm{PS} \leftarrow \mathrm{TC} \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2,(\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \mathrm{TA} \end{aligned}$ |

[Flag]

| $A C$ | $C Y$ | $V$ | $P$ | $S$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $U$ | $U$ | $U$ | $U$ | $U$ | $U$ |

[Example]
[Number of bytes]

| Mnemonic | Operand | No. of bytes |
| :---: | :--- | :---: |
| DIV | reg8 | 2 |
|  | mem8 | $2-4$ |
|  | reg16 | 2 |
|  | mem16 | $2-4$ |

[Word format]

## [Format] DIVU dst

[Operand, operation]

\begin{tabular}{|c|c|c|}
\hline Mnemonic \& Operand (dst) \& Operation <br>
\hline DIVU \& reg8

mem8 \& ```
temp $\leftarrow \mathrm{AW}$
Where temp $\div$ dst $\geq$ FFH:
AH $\leftarrow$ temp\%dst
$\mathrm{AL} \leftarrow$ temp $\div \mathrm{dst}$
Where temp $\div$ dst > FFH:
$\mathrm{TA} \leftarrow(001 \mathrm{H}, 000 \mathrm{H})$
$\mathrm{TC} \leftarrow(003 \mathrm{H}, 002 \mathrm{H})$
$S P \leftarrow S P-2,(S P+1, S P) \leftarrow P S W$
$\mathrm{IE} \leftarrow 0$, $\mathrm{BRK} \leftarrow 0$
$S P \leftarrow S P-2,(S P+1, S P) \leftarrow P S$
$R S \leftarrow T C$
$S P \leftarrow S P-2,(S P+1, S P) \leftarrow P C$
$\mathrm{PC} \leftarrow T \mathrm{~T}$

``` \\
\hline & reg16

mem16 & \[
\begin{aligned}
& \text { temp } \leftarrow \text { DW, AW } \\
& \text { Where temp } \div \text { dst } \geq \text { FFFFH: } \\
& \quad \text { DW } \leftarrow \text { temp } \% \text { dst } \\
& \text { AW } \leftarrow \text { temp } \div \text { dst } \\
& \text { Where temp } \div \text { dst }>\text { FFFFH: } \\
& \text { TA } \leftarrow(001 H, 000 H) \\
& T C \leftarrow(003 H, 002 H) \\
& S P \leftarrow \text { SP }-2,(S P+1, S P) \leftarrow \text { PSW } \\
& I E \leftarrow 0, B R K \leftarrow 0 \\
& S P \leftarrow S P-2,(S P+1, S P) \leftarrow P S \\
& R S \leftarrow T C \\
& S P \leftarrow S P-2,(S P+1, S P) \leftarrow P C \\
& P C \leftarrow T A
\end{aligned}
\] \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(U\) & \(U\) & \(U\) & \(U\) & \(U\) \\
\hline
\end{tabular}
[Example]
[Number of bytes]
- Where src = reg8 or src \(=\) mem8

Divides the value of the AW register by the contents of the destination operand (dst) without sign. The quotient is stored to the AL register, and the remainder is stored to the AH register.
If the quotient exceeds the capacity of the AL register (FFH), vector 0 interrupt occurs (especially where src \(=00 \mathrm{H}\) ), and the quotient and remainder are undefined. If the quotient is not an integer, it is rounded to an integer.
- Where src = reg16 or src \(=\) mem16

Divides the values of the AW and DW registers by the contents of the destination operand (dst) without sign. The quotient is stored to the AW register, and the remainder is stored to the DW register.
If the quotient exceeds the capacity of the AW register (FFFFH), vector 0 interrupt occurs (especially where src \(=0000 \mathrm{H}\) ), and the quotient and remainder are undefined. If the quotient is not an integer, it is rounded to an integer.

To divide 5 by 3
\begin{tabular}{ll} 
MOV & AW, 5 \\
MOV & \(D L, 3\) \\
DIVU & \(D L\) \\
\(; A H=2\) & \(A L=1\)
\end{tabular}
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{3}{*}{ DIVU } & reg8 & 2 \\
\cline { 2 - 3 } & mem8 & \(2-4\) \\
\cline { 2 - 3 } & reg16 & 2 \\
\cline { 2 - 3 } & mem16 & \(2-4\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{13}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 76 & 5 & 4 & 3 & 2,1,0 \\
\hline \multirow[t]{6}{*}{DIVU} & reg8 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & reg \\
\hline & mem8 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & mod & 1 & 1 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg16 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & reg \\
\hline & mem16 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & mod & 1 & 1 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline
\end{tabular}
\begin{tabular}{ll} 
[Format] & DS0: \\
& DS1: \\
& PS: \\
& SS: \\
[Operation] & Segment override prefix \\
[Operand] & \begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & \\
\hline DS0: & None \\
\hline DS1: & \\
\hline PS: & \\
\hline SS: & \\
\hline
\end{tabular}
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] When a memory operand is accessed for which segment override is enabled, specifies a segment register that is described as an operand and used. Even if this instruction is not directly described, segment override can be specified by the assembler if the ASSUME (assembler directive) is used.

\section*{Caution The hardware interrupt (maskable interrupt and non-maskable interrupt) request and single-step break cannot be accepted between this instruction and the next instruction.}
[Example] MOV DW, DS1: [BW]; Default segment register is DS0

\section*{[Number of bytes] 1}
[Word Format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{7}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 43 & 2 & 1 & 0 \\
\hline DS0: & \multirow[t]{4}{*}{None} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{1} & \multirow[t]{4}{*}{sreg} & \multirow[t]{4}{*}{1} & \multirow[t]{4}{*}{1} & \multirow[t]{4}{*}{0} \\
\hline DS1: & & & & & & & & \\
\hline PS: & & & & & & & & \\
\hline SS: & & & & & & & & \\
\hline
\end{tabular}

El
[Format] El
[Operation] \(\quad \mathrm{IE} \leftarrow 1\)
[Operand]
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{c|}{ Operand } \\
\hline El & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) & \(I E\) \\
\hline & & & & & & 1 \\
\hline
\end{tabular}
[Description] Sets the IE flag to 1 and enables the maskable interrupt. However, the interrupt is actually enabled when the single instruction following the El instruction is executed.
[Example] POP R
El
[Number of bytes] 1
[Word format]
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|}
\hline \multirow{2}{*}{ Mnemonic } & \multirow{3}{*}{ Operand } & \multicolumn{6}{|c|}{ Operation code } \\
\cline { 4 - 12 } & & & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}

\section*{[Format] EXT dst, src}
[Operation] \(\quad \mathrm{AW} \leftarrow 16\)-bit field

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{2}{*}{ EXT } & reg8, reg8' \\
\cline { 2 - 2 } & reg8, imm4 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline\(U\) & \(U\) & \(U\) & \(U\) & \(U\) & \(U\) \\
\hline
\end{tabular}
[Description] Loads bit field data of the bit length specified by the source operand (src) from a memory area determined by byte offset addressed by the IX register and the bit offset specified by the 8 -bit register described as the first operand to the AW register. At this time, 0 is loaded to the high-order bits of the AW register.
After completion of the transfer, the IX register and the 8-bit register specified by the first operand are automatically updated to indicate the next bit field, as follows:
```

reg8 \leftarrowreg8 + src + 1
if reg8 > 15 then
{
reg8 }\leftarrow\textrm{reg}8-1
IX}\leftarrowIX+
}

```

The value of the 8 -bit register of the first operand that specifies a bit offset ( 15 bits max.) must be 0 to 15. The value of the source operand (src) that specifies the bit length ( 16 bits max.) must be 0 to 15 . 0 indicates a length of 1 bit and 15 indicates a length of 16 bits. The bit field data can straddle a byte boundary of memory.
The default segment register for the bit field of the source is the DSO register, and segments can be overridden. The data can be located in any segment that is specified by any segment register.

\section*{Caution Clear the high-order 4 bits of reg8 or reg8' to 0.}
[Example]
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ EXT } & reg8, reg8' & 3 \\
\cline { 2 - 3 } & reg8, imm4 & 4 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & & & & & 0 \\
\hline \multirow[t]{4}{*}{EXT} & \multirow[t]{2}{*}{reg8, reg8'} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & & 1 & 1 \\
\hline & & 1 & 1 & \multicolumn{3}{|c|}{reg'} & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|l|}{- -} \\
\hline & \multirow[t]{2}{*}{reg8, imm4} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & & 1 & 1 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{imm4} \\
\hline
\end{tabular}
\begin{tabular}{ll} 
[Format] & (1) FPO1 fp-op \\
& (2) FPO1 fp-op, mem
\end{tabular}
[Operand, operation]
Format (1)
\begin{tabular}{|l|l|l|}
\hline Mnemonic & Operand & \multicolumn{1}{c|}{ Operation } \\
\hline FPO1 & fp-op & No operation \\
\hline
\end{tabular}

Format (2)
\begin{tabular}{|l|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & \multicolumn{1}{|c|}{ Operation } \\
\hline FPO1 & fp-op, mem & Data bus \(\leftarrow(\mathrm{mem})\) \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

Format (1): This instruction is used to control an externally connected floating-point coprocessor. When the CPU fetches this instruction, it executes nothing but lets the coprocessor perform processing.

Format (2): This instruction is used to control an externally connected floating-point coprocessor. When the CPU fetches this instruction, it lets the coprocessor perform processing and, if necessary, executes only auxiliary processing (such as effective address calculation, physical address generation, and starting a memory read cycle). The CPU does not read the data on the data bus in the memory read cycle started by CPU.
[Example] • FPO1 010101010B
- FPO1 0FFH
- FPO1 6, BYTE PTR [IX]
- FPO1 4, WORD_VAR
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ FPO1 } & fp-op & 2 \\
\cline { 2 - 3 } & fp-op, mem & \(2-4\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{3}{*}{FPO1} & fp-op & 1 & 1 & 0 & 1 & 1 & X & X & X & 1 & 1 & Y & Y & Y & Z & Z & Z \\
\hline & fp-op, mem & 1 & 1 & 0 & 1 & 1 & X & X & X & mod & & Y & Y & Y & & me & \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{8}{|c|}{(disp-high)} \\
\hline
\end{tabular}

FPO2
[Format] (1) FPO2 fp-op
(2) FPO2 fp-op, mem
[Operand, operation]
Format (1)
\begin{tabular}{|l|l|ll|}
\hline Mnemonic & Operand & \multicolumn{1}{c|}{ Operation } \\
\hline FPO2 & fp-op & No operation \\
\hline
\end{tabular}

Format (2)
\begin{tabular}{|l|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & \multicolumn{1}{|c|}{ Operation } \\
\hline FPO2 & fp-op, mem & Data bus \(\leftarrow(\mathrm{mem})\) \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Format (1): This instruction is used to control an externally connected floating-point coprocessor. When the CPU fetches this instruction, it executes nothing but lets the coprocessor perform processing.

Format (2): This instruction is used to control an externally connected floating-point coprocessor. When the CPU fetches this instruction, it lets the coprocessor perform processing and, if necessary, executes only auxiliary processing (such as effective address calculation, physical address generation, and starting a memory read cycle). The CPU does not read the data on the data bus in the memory read cycle started by CPU.
- FPO2 010101010B
- FPO2 0FFH
- FPO2 0101B, BYTE PTR [IY]
- FPO2 1010B, WORD_VAR
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ FPO2 } & fp-op & 2 \\
\cline { 2 - 3 } & fp-op, mem & \(2-4\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{3}{*}{FPO2} & fp-op & 0 & 1 & 1 & 0 & 0 & 1 & 1 & X & 1 & 1 & Y & Y & Y & Z & Z & Z \\
\hline & fp-op, mem & 0 & 1 & 1 & 0 & 0 & 1 & 1 & X & mod & & Y & Y & Y & & me & \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{8}{|c|}{(disp-high)} \\
\hline
\end{tabular}

\section*{HALT}
[Format] HALT
[Operation] CPU Halt
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline HALT & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Stops clock supply to the CPU and sets the standby mode. The standby mode is released by the following:
- Reset input
- Maskable interrupt request input
- Non-maskable interrupt request input
[Example] HALT
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline HALT & None & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
[Format] IN dst, src
[Operand, operation]
\begin{tabular}{|c|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } & \multicolumn{1}{c|}{ Operation } \\
\hline \multirow{3}{*}{\(\mathbf{I N}\)} & acc, imm8 & {\([\) When \(\mathrm{W}=0] \mathrm{AL} \leftarrow(\) imm8) } \\
& & {\([\) When \(\mathrm{W}=1] \mathrm{AH} \leftarrow(\) imm8 +1\(), \mathrm{AL} \leftarrow(\) imm8 \()\)} \\
\cline { 2 - 3 } & acc, DW & {\([\) When \(\mathrm{W}=0] \mathrm{AL} \leftarrow(\mathrm{DW})\)} \\
& & {\([\) When \(\mathrm{W}=1] \mathrm{AH} \leftarrow(\mathrm{DW}+1), \mathrm{AL} \leftarrow(\mathrm{DW})\)} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Transfers the register contents of the I/O device specified by the source operand (src) to the accumulator (AL or AW register) specified by the destination operand (dst).
[Example] To transfer contents of port address 0DAH to AL register
MOV DW, ODAH
IN AL, DW
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ IN } & acc, imm8 & 2 \\
\cline { 2 - 3 } & acc, DW & 1 \\
\hline
\end{tabular}
[Word format]


Increment Increment
[Format] INC dst
[Operation] \(\quad \mathrm{dst} \leftarrow \mathrm{dst}+1\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst) } \\
\hline \multirow{3}{*}{ INC } & reg8 \\
\cline { 2 - 3 } & mem \\
\cline { 2 - 3 } & reg16 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(\times\) & & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description] Increments the contents of the destination operand (dst) (+1).
[Example]
- INC DW
- INC BP
- INC SP
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{4}{*}{ INC } & reg8 & 2 \\
\cline { 2 - 4 } & mem & \(2-4\) \\
\cline { 2 - 4 } & reg16 & 1 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & \multicolumn{2}{|l|}{65} & 4 & 3 & 2 & \multicolumn{2}{|l|}{10} & 7 & 6 & \multicolumn{4}{|l|}{\(\begin{array}{lllllll}5 & 4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline \multirow[t]{4}{*}{INC} & reg8 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & reg \\
\hline & mem & 1 & 1 & 1 & 1 & 1 & 1 & 1 & W & mod & d & 0 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg16 & 0 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

Block transfer between I/O and memory
Input Multiple
[Format] (repeat) INM [DS1-spec:] dst-block, DW
[Operation]
[When \(W=0\) ] \((I Y) \leftarrow(D W)\)
\[
\text { DIR = 0: IY } \leftarrow I Y+1
\]
\[
\text { DIR }=1: I Y \leftarrow I Y-1
\]
[When \(W=1](I Y+1, I Y) \leftarrow(D W+1\), \(D W)\)
\(D I R=0: I Y \leftarrow I Y+2\)
DIR = 1: \(I Y \leftarrow I Y-2\)
[Operand]
\begin{tabular}{|l|c|}
\hline Mnemonic & Operand \\
\hline INM & [DS1-spec : ] dst-block, DW \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]

Transfers the register contents of the I/O device addressed by the DW register to the memory addressed by the IY register. The number of times the data is repeatedly transferred is controlled by the REP instruction, a repeat prefix used in pairs with this instruction. When the data is repeatedly transferred, the contents of the DW register (address of the I/O device) are fixed, but the value of the IY register is automatically incremented \((+1 /+2)\) or decremented \((-1 /-2)\) to transfer the next byte/word each time 1byte/word data has been transferred. The direction of the block is determined by the status of the DIR flag.
Whether data is transferred in byte or word units is determined by the attribute of the operand.
The INM instruction is used with a repeat prefix, REP instruction.
The destination block must be always located in a segment specified by the DS1 register and segments cannot be overridden.
- To load contents of port address ODAH (byte data) to memory work area

MOV AW, 0
MOV DS1, AW
MOV IY,50H
MOV DW, ODAH
INM DS1:BYTE PTR [IY], DW
- To load contents of port address 0DAH (byte data) to memory 0:0 through 0:FFH

MOV AW, 0
MOV DS1, AW
MOV IY, 0
MOV DW, ODAH
MOV CW, OFFH
REP INM DS1: BYTE PTR [IY], DW
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & & 0 \\
\hline INM & [DS1-spec : ] dst-block, DW & 0 & 1 & 1 & 0 & 1 & 1 & 0 & W \\
\hline
\end{tabular}
[Format] INS dst, src
[Operation]
16-bit field \(\leftarrow\) AW

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{2}{*}{ INS } & reg8, reg8' \\
\cline { 2 - 2 } & reg8, imm4 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(U\) & \(U\) & \(U\) & \(U\) & \(U\) \\
\hline
\end{tabular}

\section*{[Description]}

Of the 16-bit data of the AW register, transfers the low-order bit data of the length specified by the source operand (src) to a memory area that is determined by the byte offset addressed by the DS1 and IY registers and the bit offset specified by the 8- bit register described as the first operand.
After the data has been transferred, the IY register and the 8- bit register specified by the first operand are automatically updated as follows to indicate the next bit field.
```

reg \leftarrowreg8 + src + 1
if reg8 > 15 then
{
reg8 }\leftarrow\textrm{reg8}-1
IY}\leftarrowIY +
}

```

The value of the 8-bit register of the first operand that specifies the bit offset ( 15 bits max.) must be 0 to 15. The value of the source operand (src) that specifies the bit length ( 16 bits max.) must be 0 to 15.0 indicates a length of 1 bit and 15 indicates a length of 16 bits. The bit field data can straddle a byte boundary of memory. The bit field of the destination must be always located in a segment specified by the DS1 register, and segments can be overridden.

Caution Clear the high-order 4 bits of reg8 or reg8' to 0.
[Example] • INS DL, CL
- INS DL, 12
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ INS } & reg8, reg8' & 3 \\
\cline { 2 - 3 } & reg8, imm4 & 4 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & & & 0 \\
\hline \multirow[t]{4}{*}{INS} & \multirow[t]{2}{*}{reg8, reg8'} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 \\
\hline & & 1 & 1 & \multicolumn{3}{|c|}{reg'} & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{-} \\
\hline & \multirow[t]{2}{*}{reg8, imm4} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & & & 1 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{imm4} \\
\hline
\end{tabular}

\section*{LDEA}
[Format] LDEA reg16, mem16
[Operation]
reg16 \(\leftarrow\) mem1 6
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline LDEA & reg16, mem16 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Loads an effective address (offset) generated by the second operand to a 16-bit generalpurpose register specified by the first operand.
This instruction is used to set the first value of an operand address to a register that is automatically used by the TRANS instruction or primitive block transfer instruction to specify an operand.
[Example] To load offset of effective address of procedure INT_PROC to AW register

LDEA AW, INT_PROC
LDEA AW, [BP] VAR01 + 2
[Number of bytes] 2 to 4
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{11}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 76 & 54 & 210 \\
\hline \multirow[t]{2}{*}{LDEA} & \multirow[t]{2}{*}{reg16, mem16} & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline
\end{tabular}
\begin{tabular}{ll} 
[Format] & \begin{tabular}{l} 
(repeat) LDM [Seg-spec:] src-block \\
(repeat) LDMB \\
(repeat) LDMW
\end{tabular} \\
[Operation] & {\([\) [When \(W=0]\)\begin{tabular}{ll} 
& \(A L \leftarrow(I X)\) \\
& DIR \(=0: I X \leftarrow I X+1\) \\
& DIR \(=1: I X \leftarrow I X-1\) \\
& {\([W h e n ~ W=1]\)} \\
& \(A W \leftarrow(I X+1, I X)\) \\
& DIR \(=0: I X \leftarrow I X+2\) \\
& DIR \(=1: I X \leftarrow I X-2\)
\end{tabular}}
\end{tabular}

\section*{[Operand]}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{c|}{ Operand } \\
\hline LDM & [Seg-spec : ] src-block \\
\hline LDMB & None \\
\hline LDMW & \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Repeatedly transfers the block addressed by the IX register to the accumulator (AL/AW) in byte or word units.
The IX register is automatically incremented \((+1 /+2)\) or decremented \((-1 /-2)\) for the next byte/word processing each time data of 1 byte/word has been processed. The direction of the block is determined by the status of the DIR flag.
Whether data is processed in byte or word units is specified by the attribute of the operand when the LDM instruction is used. When the LDMB and LDMW instructions are used, the data is processed in byte and word units, respectively.
The default segment register of the source block is the DS0 register and segments can be overridden. The source block can be located in a segment specified by any segment register.
[Example] • REP LDM DS1: BYTE_VAR ; DS1 segment
- REP LDMB ; DS0 segment
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline LDM & [Seg-spec : ]src-block & 1 & 0 & 1 & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{1} & \multicolumn{2}{|l|}{0} \\
\hline LDMB & \multirow[t]{2}{*}{None} & & & & & & & & \\
\hline LDMW & & & & & & & & & \\
\hline
\end{tabular}

MOV
[Format] (1) MOV dst, src
(2) MOV dst1, dst2, src
[Operand, operation]
Format (1)
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst, src) & Operation \\
\hline \multirow[t]{13}{*}{MOV} & reg, reg' & \multirow[t]{5}{*}{dst \(\leftarrow\) src} \\
\hline & mem, reg & \\
\hline & reg, mem & \\
\hline & mem, imm & \\
\hline & reg, imm & \\
\hline & acc, dmem & \begin{tabular}{l}
[When \(\mathrm{W}=0\) ] \(\mathrm{AL} \leftarrow\) (dmem) \\
[When \(\mathrm{W}=1\) ] \(\mathrm{AH} \leftarrow(\) dmem +1\(), \mathrm{AL} \leftarrow(\) dmem \()\)
\end{tabular} \\
\hline & dmem, acc & \begin{tabular}{l}
[When \(\mathrm{W}=0\) ] \((\) dmem \() \leftarrow \mathrm{AL}\) \\
[When \(\mathrm{W}=1\) ] \((\) dmem +1\() \leftarrow \mathrm{AH},(\) dmem \() \leftarrow \mathrm{AL}\)
\end{tabular} \\
\hline & sreg, reg16 & \(\mathrm{dst} \leftarrow\) src \\
\hline & sreg, mem16 & \\
\hline & reg16, sreg & \\
\hline & mem16, sreg & \\
\hline & AH, PSW & \(A H \leftarrow S, Z, \times, A C, \times, P, \times, C Y\) \\
\hline & PSW, AH & \(S, Z, \times, A C, \times, P, \times, C Y \leftarrow A H\) \\
\hline
\end{tabular}

Format (2)
\begin{tabular}{|l|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst1, dst2, src) } & \multicolumn{1}{|c|}{ Operation } \\
\hline \multirow{4}{*}{} & DS0, reg16, mem32 & reg16 \(\leftarrow(\) mem32 \()\) \\
& & DS0 \(\leftarrow(\) mem32 +2\()\) \\
\cline { 2 - 3 } & DS1, reg16, mem32 & reg16 \(\leftarrow(\) mem32 \()\) \\
& & DS1 \(\leftarrow(\) mem32 +2\()\) \\
\hline
\end{tabular}
[Flag] Where operand is PSW or AH
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline\(\times\) & \(\times\) & & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Other than left
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

Format (1): Transfers the contents of the source operand (src) specified by the second operand to the destination operand (dst) specified by the first operand. If the operands are \(\mathrm{AH}, \mathrm{PSW}\), the \(\mathrm{S}, \mathrm{Z}, \mathrm{AC}, \mathrm{P}\), and CY flags are transferred to the AH register. Bits 1,3 , and 5 of the AH register are undefined as a result. If the operands are PSW, AH, bits \(2,4,6\), and 7 of the AH register are transferred to the \(\mathrm{S}, \mathrm{Z}, \mathrm{AC}, \mathrm{P}\), and CY flags of the PSW, respectively.

\section*{Caution If dst = sreg or src = sreg, the hardware interrupt (maskable interrupt or non-maskable interrupt) request and single-step break cannot be accepted between this instruction and the next instruction.}

Format (2): Transfers the low-order 16 bits (offset word of 32-bit pointer variable) of the 32 -bit memory addressed by the source operand (src) to a 16-bit register specified by destination operand 2 (dst2), and the high-order 16 bits (segment word) of the 32-bit memory to a segment register (DS0 or DS1 register) specified by destination operand 1 (dst1).
[Example]
To write 55 H to memory \(0: 50 \mathrm{H}\)
MOV AW, 0
MOV DS1, AW
MOV IY, 50H
MOV DL, 55H
MOV DS1: [IY], DL
[Number of Bytes]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand & No. of bytes \\
\hline \multirow[t]{15}{*}{MOV} & reg, reg' & 2 \\
\hline & mem, reg & 2-4 \\
\hline & reg, mem & \\
\hline & mem, imm & 3-6 \\
\hline & reg, imm & 2, 3 \\
\hline & acc, dmem & 3 \\
\hline & dmem, acc & \\
\hline & sreg, reg16 & 2 \\
\hline & sreg, mem16 & 2-4 \\
\hline & reg16, sreg & 2 \\
\hline & mem16, sreg & 2-4 \\
\hline & DS0, reg16, mem32 & \\
\hline & DS1, reg16, mem32 & \\
\hline & AH, PSW & 1 \\
\hline & PSW, AH & \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{11}{|c|}{Operation code} \\
\hline & & & \multicolumn{4}{|l|}{\(\begin{array}{llllll}6 & 5 & 4\end{array}\)} & 2 & 1 & 0 & \multicolumn{3}{|l|}{\(\begin{array}{llllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline \multirow[t]{26}{*}{MOV} & reg, reg' & 1 & 0 & 0 & 0 & 1 & 0 & 1 & W & 11 & reg & reg' \\
\hline & mem, reg & 1 & 0 & 0 & 0 & 1 & 0 & 0 & W & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & reg, mem & 1 & 0 & 0 & 0 & 1 & 0 & 1 & W & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & mem, imm & 1 & 1 & 0 & 0 & 0 & 1 & 1 & W & mod & 000 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8 or imm16-low} & \multicolumn{3}{|c|}{imm16-high} \\
\hline & reg, imm & 1 & 0 & 1 & 1 W & W & & reg & & & 8 or imm & 6-low \\
\hline & & \multicolumn{8}{|c|}{imm16-high} & \multicolumn{3}{|c|}{-} \\
\hline & acc, dmem & 1 & 0 & 1 & 0 & 0 & 0 & 0 & W & \multicolumn{3}{|c|}{addr-low} \\
\hline & & \multicolumn{8}{|c|}{addr-high} & \multicolumn{3}{|c|}{-} \\
\hline & dmem, acc & 1 & 0 & 1 & 0 & 0 & 0 & 1 & W & \multicolumn{3}{|c|}{addr-low} \\
\hline & & \multicolumn{8}{|c|}{addr-high} & \multicolumn{3}{|c|}{-} \\
\hline & sreg, reg16 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 11 & 0 sreg & reg \\
\hline & sreg, mem16 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & mod & 0 sreg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & reg16, sreg & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 11 & 0 sreg & reg \\
\hline & mem16, sreg & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & mod & 0 sreg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & DS0, reg16, mem32 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & DS1, reg16, mem32 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & AH, PSW & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & \multicolumn{3}{|c|}{-} \\
\hline & PSW, AH & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & \multicolumn{3}{|c|}{-} \\
\hline
\end{tabular}
[Format]

Operation]
[When \(\mathrm{W}=0\) ] \((\mathrm{IY}) \leftarrow(\mathrm{IX})\)
\(D I R=0: I X \leftarrow I X+1, I Y \leftarrow I Y+1\)
\(D I R=1: I X \leftarrow I X-1, I Y \leftarrow I Y-1\)
[When \(W=1](I Y+1, I Y) \leftarrow(I X+1, I X)\)
DIR \(=0: I X \leftarrow I X+2, I Y \leftarrow I Y+2\)
DIR = 1: IX \(\leftarrow I X-2, I Y \leftarrow I Y-2\)
[Operand]
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{|c|}{ Operand } \\
\hline MOVBK & [DS1-spec :] dst-block, [Seg-spec :] src-block \\
\cline { 1 - 1 } MOVBKB & None \\
\cline { 1 - 1 } MOVBKW & \\
\cline { 1 - 1 } & \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]

Repeatedly transfers the block addressed by the IX register to the block addressed by the IY register in byte or word units.
The IX and IY registers are automatically incremented (+1/+2) or decremented ( \(-1 /-2\) ) for the next byte/word processing each time data of 1 byte/word has been processed. The direction of the block is determined by the status of the DIR flag.
Whether data is processed in byte or word units is specified by the attribute of the operand when the MOVBK instruction is used. When the MOVBKB and MOVBKW instructions are used, the data is processed in byte and word units, respectively.
The destination block must be always located in a segment specified by the DS1 register, and segments cannot be overridden.

On the other hand, the default segment register of the source block is the DS0 register, but segments can be overridden, and the source block can be located in a segment specified by any segment register.

MOVBK BYTE_VAR1, BYTE_VAR2
MOVBK WORD_VAR1, WORD_VAR2
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & \multicolumn{8}{|l|}{\(\begin{array}{llllllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline MOBK & [DS1-spec : ]dst-block, [Seg-spec : ] src-block & \multirow[t]{3}{*}{1} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{0}} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{0 W}} \\
\hline MOVBKB & \multirow[t]{2}{*}{None} & & & & & & & & \\
\hline MOVBKW & & & & & & & & & \\
\hline
\end{tabular}
[Format] (1) MUL src
(2) MUL dst, src
(3) MUL dst, src1, src2
[Operand, operation]
Format (1)
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand & Operation \\
\hline \multirow[t]{6}{*}{MUL} & reg8 & \(\mathrm{AW} \leftarrow \mathrm{AL} \times \mathrm{src}\) \\
\hline & & AH = Sign extension of AL: \(\mathrm{CY} \leftarrow 0, \mathrm{~V} \leftarrow 0\) \\
\hline & mem8 & AH \(\ddagger\) Sign extension of AL : \(\mathrm{CY} \leftarrow 1, \mathrm{~V} \leftarrow 1\) \\
\hline & reg16 & DW, AW \(\leftarrow \mathrm{AW} \times \mathrm{src}\) \\
\hline & & DW = Sign extension of AW: \(\mathrm{CY} \leftarrow 0, \mathrm{~V} \leftarrow 0\) \\
\hline & mem16 & DW \(\neq\) Sign extension of AW: \(\mathrm{CY} \leftarrow 1, \mathrm{~V} \leftarrow 1\) \\
\hline
\end{tabular}

Format (2)
\begin{tabular}{|l|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & \multicolumn{1}{c|}{ Operation } \\
\hline MUL & reg16, imm8 & \begin{tabular}{c} 
dst \(\leftarrow \mathrm{dst} \times \operatorname{src}\) \\
Product \(\leq 16\) bits: \(\mathrm{CY} \leftarrow 0, \mathrm{~V} \leftarrow 0\)
\end{tabular} \\
\cline { 2 - 2 } & reg16, imm16 & Product \(>6\) bits: \(\mathrm{CY} \leftarrow 1, \mathrm{~V} \leftarrow 1\)
\end{tabular}

Format (3)
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & Operation \\
\hline \multirow{3}{*}{ MUL } & reg16, reg16', imm8 & dst \(\leftarrow \operatorname{src} 1 \times \operatorname{src} 2\) \\
\cline { 2 - 2 } & reg16, mem16, imm8 & Product \(\leq 16\) bits: \(\mathrm{CY} \leftarrow 0, \mathrm{~V} \leftarrow 0\) \\
\cline { 2 - 2 } & reg16, reg16', imm16 & Product \(>16\) bits: \(\mathrm{CY} \leftarrow 1, \mathrm{~V} \leftarrow 1\) \\
\cline { 2 - 2 } & reg16, mem16, imm16 & \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(\times\) & \(\times\) & \(U\) & \(U\) & \(U\) \\
\hline
\end{tabular}

\section*{[Description]}
[Example]

Format (1): - Where src = reg8 or src = mem8
Multiplies the value of the AL register by the source operand (src) with sign, and stores the double-length result to the AW register. If the upper half (AH register) of the result is not the sign extension of the lower half (AL register) at this time, the CY and V flags are set to 1 . The AH register is an extension register.
- Where src = reg16 or src \(=\) mem16

Multiplies the value of the AW register by the source operand (src) with sign, and stores the double-length result to the AW and DW registers. If the upper half (DW register) of the result is not the sign extension of the lower half (AW register) at this time, the CY and V flags are set to 1. The DW register is an extension register.

Format (2): Multiplies the destination operand (dst) by the source operand (src) with sign, and stores the result to the destination operand (dst).

Format (3): Multiplies the first source operand (src1) by the second source operand (src2) with sign, and stores the result to the destination operand (dst).

To multiply value of AW register by contents of memory 0:50H (word data)
MOV BW, 0
MOV DS0, BW
MOV IX, 50H
MUL WORD PTR [IX]
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline MUL & reg8 & 2 \\
\cline { 2 - 3 } & mem8 & \(2-4\) \\
\cline { 2 - 3 } & reg16 & 2 \\
\cline { 2 - 3 } & mem16 & \(2-4\) \\
\cline { 2 - 3 } & reg16, imm8 & 3 \\
\cline { 2 - 3 } & reg16, imm16 & 4 \\
\cline { 2 - 3 } & reg16, reg16', imm8 & 3 \\
\cline { 2 - 3 } & reg16, mem16, imm8 & \(3-5\) \\
\cline { 2 - 3 } & reg16, reg16', imm16 & 4 \\
\cline { 2 - 3 } & reg16, mem16, imm16 & \(4-6\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{12}{|c|}{Operation code} \\
\hline & & & 6 & 54 & 43 & 32 & 1 & 0 & 76 & 6 & 5.4 & & 2,1,0 \\
\hline \multirow[t]{20}{*}{MUL} & reg8 & 1 & 1 & 1 \begin{tabular}{l|l}
1 \\
\hline
\end{tabular} & 10 & 01 & 1 & 0 & 1 & 1 & 10 & 1 & reg \\
\hline & \multirow[t]{2}{*}{mem8} & 1 & 1 & 11 & 10 & 01 & 1 & 0 & mod & d & 10 & 1 & mem \\
\hline & & \multicolumn{7}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg16 & 1 & 1 & \(1{ }^{1} 1\) & 10 & 0 & 1 & 1 & 1 & 1 & 10 & 1 & reg \\
\hline & mem16 & 1 & 1 & 1 \begin{tabular}{l|l|l}
1 \\
\hline
\end{tabular} & 10 & 0 & 1 & 1 & mod & d & 10 & 1 & mem \\
\hline & & \multicolumn{7}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg16, imm8 & 0 & 1 & \(1 \quad 0\) & \(0 \quad 1\) & 10 & 1 & 1 & 1 & 1 & reg & & reg' \\
\hline & & \multicolumn{7}{|c|}{imm8} & \multicolumn{5}{|c|}{-} \\
\hline & reg16, imm16 & 0 & 1 & \(1{ }^{1} 0\) & \(0 \quad 1\) & 10 & 0 & 1 & 1 & 1 & reg & & reg' \\
\hline & & \multicolumn{7}{|c|}{imm16-low} & \multicolumn{5}{|c|}{im16-high} \\
\hline & reg16, imm16', imm8 & 0 & 1 & \(1{ }^{1} 0\) & \(0{ }^{0} 1\) & 10 & 1 & 1 & 1 & 1 & reg & & reg' \\
\hline & & \multicolumn{7}{|c|}{imm8} & \multicolumn{5}{|c|}{-} \\
\hline & reg16, mem16, imm8 & 0 & 1 & \(1{ }^{1} 0\) & 0 & 10 & 1 & 1 & mod & & reg & & mem \\
\hline & & \multicolumn{7}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & & \multicolumn{7}{|c|}{imm8} & \multicolumn{5}{|c|}{-} \\
\hline & reg16, imm16', imm16 & 0 & 1 & \(1{ }^{1} 8\) & \begin{tabular}{l|l|l|}
0 & 1 \\
\hline
\end{tabular} & \(1{ }^{1} 0\) & 0 & 1 & 1 & 1 & reg & & reg' \\
\hline & & \multicolumn{7}{|c|}{imm16-low} & \multicolumn{5}{|c|}{imm16-high} \\
\hline & reg16, mem16, imm16 & 0 & 1 & \(1{ }^{1} 0\) & 0 0 1 & 10 & 0 & 1 & mod & & reg & & mem \\
\hline & & \multicolumn{7}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & & \multicolumn{7}{|c|}{imm16-low} & \multicolumn{5}{|c|}{imm16-high} \\
\hline
\end{tabular}

Unsigned multiply
Multiply Unsigned

\section*{[Format] MULU src}
[Operand, operation]
\begin{tabular}{|l|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (src) } & \multicolumn{1}{c|}{ Operation } \\
\hline \multirow{4}{*}{ MULU } & reg8 & \(\mathrm{AW} \leftarrow \mathrm{AL} \times \mathrm{src}\) \\
\cline { 2 - 2 } & mem8 & \\
\cline { 2 - 2 } & reg16 & \(\mathrm{DW}, \mathrm{AW} \leftarrow \mathrm{AW} \times \mathrm{src}\) \\
& & \(\mathrm{DW}=0: \mathrm{CY} \leftarrow 0, \mathrm{~V} \leftarrow 0\) \\
& mem16 & \(\mathrm{DW} \neq 0: \mathrm{CY} \leftarrow 1, \mathrm{~V} \leftarrow 1\) \\
& & \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(\times\) & \(\times\) & \(U\) & \(U\) & \(U\) \\
\hline
\end{tabular}
[Description]
[Example]
To multiply contents of AL register by contents of CL register MULU CL
[Number of bytes]
- Where src = reg8 or src = mem8

Multiplies the value of the AL register by the source operand (src) without sign, and stores the double-length result to the AW register. If the upper half (AH register) of the result is not zero at this time, the CY and V flags are set to 1 . The AH register is an extension register.
- Where src = reg16 or src = mem16

Multiplies the value of the AW register by the source operand (src) with sign, and stores the double-length result to the AW and DW registers. If the upper half (DW register) of the result is not zero at this time, the CY and V flags are set to 1 . The DW register is an extension register.

CL
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{4}{*}{ MULU } & reg8 & 2 \\
\cline { 2 - 4 } & mem8 & \(2-4\) \\
\cline { 2 - 4 } & reg16 & 2 \\
\cline { 2 - 4 } & mem16 & \(2-4\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{13}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 76 & 5 & 4 & 3 & 10 \\
\hline \multirow[t]{6}{*}{MULU} & reg8 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & reg \\
\hline & \multirow[t]{2}{*}{mem8} & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & mod & 1 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg16 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 11 & 1 & 0 & 0 & reg \\
\hline & mem16 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & mod & 1 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline
\end{tabular}

NEG
[Format] NEG dst
[Operation] \(\mathrm{dst} \leftarrow \overline{\mathrm{dst}}+1\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{l|}{ Operand (dst) } \\
\hline \multirow{2}{*}{ NEG } & reg \\
\cline { 2 - 3 } & mem \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline\(\times\) & Note & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Note \(C Y=1\). However, \(\mathrm{CY}=0\) if dst is 0 before execution.
[Description] Takes 2's complement of the contents of the destination operand (dst).
[Example]
- NEG DL
- NEG CW
- NEG IX
- NEG BP
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ NEG } & reg & 2 \\
\cline { 2 - 4 } & mem & \(2-4\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & \multicolumn{2}{|l|}{65} & 4 & 3 & 2 & \multicolumn{2}{|l|}{10} & 7 & 6 & 5 & 4 & \multicolumn{2}{|l|}{\(3,2,1,0\)} \\
\hline \multirow[t]{3}{*}{NEG} & reg & 1 & 1 & 1 & 1 & 0 & 1 & 1 & W & 1 & 1 & 0 & 1 & 1 & reg \\
\hline & mem & 1 & 1 & 1 & 1 & 0 & 1 & 1 & W & m & & 0 & 1 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline
\end{tabular}

\section*{NOP}
[Format] NOP
[Operation] No operation
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline NOP & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Executes nothing but consumes three clock cycles.
[Example] NOP
[Number of bytes] 1
[Word format]
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|}
\hline \multirow{2}{*}{ Mnemonic } & \multirow{2}{*}{ Operand } & \multicolumn{6}{|c|}{ Operation code } \\
\cline { 3 - 10 } & & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline NOP & None & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
[Format] NOT dst
[Operation] \(\quad \mathrm{dst} \leftarrow \overline{\mathrm{dst}}\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{l|}{ Operand (dst) } \\
\hline \multirow{2}{*}{ NOT } & reg \\
\cline { 2 - 3 } & mem \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]

Inverts the bit specified by the destination operand (dst) (logical negation), and stores the result to the destination operand (dst).
- NOT AL
- NOT CW
- NOT IX
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ NOT } & reg & 2 \\
\cline { 2 - 3 } & mem & \(2-4\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 210 \\
\hline \multirow[t]{3}{*}{NOT} & reg & 1 & 1 & 1 & 1 & 0 & 1 & 1 & W & 1 & 1 & 0 & 1 & 0 & reg \\
\hline & mem & 1 & 1 & 1 & 1 & 0 & 1 & 1 & W & & & 0 & 1 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline
\end{tabular}
[Format]
[Operation]
[Operand]
[Flag]
Format (1)
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

Format (2)
\begin{tabular}{|l|l|}
\hline Mnemonic & Operand (dst) \\
\hline NOT1 & CY \\
\hline
\end{tabular}

Format (2)
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & & & & \\
\hline
\end{tabular}
[Description]
Format (1): Logically inverts bit n ( n is the contents of the source operand (src) specified by the second operand) of the destination operand (dst) specified by the first operand, and stores the result to the destination operand (dst).
If the operand is reg8, CL or mem8, CL, only the low-order 3 bits of the value of CL (0 to 7 ) are valid.
If the operand is reg16, CL or mem16, CL, only the low-order 4 bits of the value of CL (0 to 15) are valid.
If the operand is reg8, imm3, only the low-order 3 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem8, imm3, only the low-order 3 bits of the immediate data at the last byte position of the instruction are valid.
If the operand is reg16, imm4, only the low-order 4 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem16, imm4, only the low-order 4 bits of the immediate data at the last byte position of the instruction are valid.

Format (2): Logically negates the contents of the CY flag and then stores the result to the CY flag.
[Example] IN AL, 0
NOT1 AL, 7
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ NOT1 } & reg8, CL & 3 \\
\cline { 2 - 3 } & mem8, CL & \(3-5\) \\
\cline { 2 - 3 } & reg16, CL & 3 \\
\cline { 2 - 3 } & mem16, CL & \(3-5\) \\
\cline { 2 - 3 } & reg8, imm3 & 4 \\
\cline { 2 - 3 } & mem8, imm3 & \(4-6\) \\
\cline { 2 - 3 } & reg16, imm4 & 4 \\
\cline { 2 - 3 } & mem16, imm4 & \(4-6\) \\
\cline { 2 - 3 } & CY & 1 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{12}{|c|}{Operation code} \\
\hline & & \multicolumn{3}{|l|}{76543} & \multicolumn{2}{|l|}{2110} & 7 & \multicolumn{2}{|l|}{6} & 54 & & & 0 \\
\hline \multirow[t]{21}{*}{NOT1} & \multirow[t]{2}{*}{reg8, CL} & 00 & 0 & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\
\hline & & 11 & 0 & 00 & \multicolumn{2}{|r|}{reg} & \multicolumn{7}{|c|}{-} \\
\hline & mem8, CL & 00 & & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\
\hline & & mod & 0 & 00 & me & & & & & (disp & Iow) & & \\
\hline & & \multicolumn{5}{|c|}{(disp-high)} & \multicolumn{7}{|c|}{-} \\
\hline & reg16, CL & 0 & 0 & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
\hline & & 11 & 0 & 0 & re & & & & & & & & \\
\hline & mem16, CL & 0 & 0 & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
\hline & & mod & 0 & 00 & me & & & & & isp & -low & & \\
\hline & & \multicolumn{5}{|c|}{(disp-high)} & \multicolumn{7}{|c|}{-} \\
\hline & reg8, imm3 & \(0{ }^{0} 0\) & 0 & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline & & 11 & 0 & 00 & & & & & & imm & & & \\
\hline & mem8, imm3 & 00 & 0 & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline & & mod & 0 & 00 & m & & & & & isp & -low) & & \\
\hline & & \multicolumn{5}{|c|}{(disp-high)} & \multicolumn{7}{|c|}{imm3} \\
\hline & reg16, imm4 & 0 0 0 & 0 & \(0{ }_{0} 1\) & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline & & 11 & 0 & 00 & \multicolumn{2}{|r|}{reg} & \multicolumn{7}{|c|}{imm4} \\
\hline & mem16, imm4 & 00 & 0 & 01 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline & & mod & 0 & 0 & \multicolumn{2}{|l|}{mem} & & \multicolumn{6}{|c|}{(disp-low)} \\
\hline & & \multicolumn{5}{|c|}{(disp-high)} & & \multicolumn{6}{|c|}{imm4} \\
\hline & CY & 11 & 1 & 10 & 10 & 1 & & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

OR
[Operand, operation]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst, src) & Operation \\
\hline \multirow[t]{6}{*}{OR} & reg, reg' & \multirow[t]{5}{*}{dst \(\leftarrow\) dst \(\vee\) src} \\
\hline & mem, reg & \\
\hline & reg, mem & \\
\hline & reg, imm & \\
\hline & mem, imm & \\
\hline & acc, imm & \begin{tabular}{l}
[When \(\mathrm{W}=0\) ] \(\mathrm{AL} \leftarrow \mathrm{AL}\) v imm8 \\
[When \(W=1\) ] AW \(\leftarrow A W v i m m 16\)
\end{tabular} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & 0 & 0 & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description] ORs the destination operand (dst) specified by the first operand with the source operand (src) specified by the second operand, and stores the result to the destination operand (dst).
[Example] OR AW, WORD PTR [IX]
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ OR } & reg, reg' & 2 \\
\cline { 2 - 3 } & mem, reg & \(2-4\) \\
\cline { 2 - 3 } & reg, mem & \(2-4\) \\
\cline { 2 - 3 } & reg, imm & 3,4 \\
\cline { 2 - 3 } & mem, imm & \(3-6\) \\
\cline { 2 - 3 } & acc, imm & 2,3 \\
\hline
\end{tabular}


Note The following code may be generated depending on the assembler or compiler used.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & & & & 1 \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 1 & W & 1 & & 0 & 0 & 1 & & eg \\
\hline \multicolumn{8}{|c|}{imm8} & & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

Even in this case, the instruction is executed normally. Note, however, that some emulators do not support a function to disassemble or assemble this instruction.

\section*{OUT}
[Format] OUT dst, src
[Operand, operation]
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{|c|}{ Operand (dst, src) } & \multicolumn{1}{c|}{ Operation } \\
\hline \multirow{3}{*}{ OUT } & imm8, acc & {\([\) When \(\mathrm{W}=0](\) imm8 \() \leftarrow \mathrm{AL}\)} \\
& & {\([\) When \(\mathrm{W}=1](\) imm8 +1\() \leftarrow \mathrm{AH},(\mathrm{imm} 8) \leftarrow \mathrm{AL}\)} \\
\cline { 2 - 3 } & DW, acc & {\([\) When \(\mathrm{W}=0](\mathrm{DW}) \leftarrow \mathrm{AL}\)} \\
& & {\([\) When \(\mathrm{W}=1](\mathrm{DW}+1) \leftarrow \mathrm{AH},(\mathrm{DW}) \leftarrow \mathrm{AL}\)} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]
To transfer contents of AL register to port address 0D8H
MOV DW, 0D8H
OUT DW, AL
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ OUT } & imm8, acc & 2 \\
\cline { 2 - 3 } & DW, acc & 1 \\
\hline
\end{tabular}
[Word format]

[Format] (repeat) OUTM DW, [Seg-spec:] src-block
[Operation] \(\quad[\) When \(W=0](D W) \leftarrow(I X)\)
DIR \(=0: I X \leftarrow I X+1\)
DIR = 1: \(I X \leftarrow I X-1\)
\([W h e n ~ W=1](D W+1, D W) \leftarrow(I X+1, I X)\)
\(D I R=0: I X \leftarrow I X+2\)
DIR \(=1: I X \leftarrow I X-2\)
[Operand]
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & Operand \\
\hline OUTM & DW, [Seg-spec : ] src-block \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]

Transfers the memory contents addressed by the IX register to the I/O device addressed by the DW register. The number of times the data is repeatedly transferred is controlled by the REP instruction, a repeat prefix used in pairs with this instruction. When the data is repeatedly transferred, the contents of the DW register (address of the I/O device) are fixed, but the value of the IX register is automatically incremented (+1/+2) or decremented \((-1 /-2)\) to transfer the next byte/word each time 1-byte/word data has been transferred. The direction of the block is determined by the status of the DIR flag.
Whether data is transferred in byte or word units is determined by the attribute of the operand.
The OUTM instruction is used with a repeat prefix, REP instruction.
Although the default segment register of the source block is the DSO register, segments can be overridden, and the source block can be located in a segment specified by any segment register.
- To transfer contents of memory 0:50H to port address 0D8H (byte data)

MOV AW, 0
MOV DS0, AW
MOV IX, 50H
MOV DW, 0D8H
OUTM DW, DS0: WORD PTR [IX]
- To transfer contents of memory 0:0H through 0FFH to port address 0D8H (byte data)

MOV AW, 0
MOV DSO, AW
MOV IX, OH
MOV DW, 0D8H
MOV CW, OFFH
REP OUTM DW, DSO:PTR [IX]
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline OUTM & DW, [Seg-spec : ] src-block & 0 & 1 & 1 & 0 & 1 & 1 & 1 & W \\
\hline
\end{tabular}

\section*{POLL}
[Format] POLL
[Operation] POLL and wait
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline POLL & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Number of bytes] 1
[Word format]
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline \multirow{2}{*}{ Mnemonic } & \multirow{6}{|c|}{ Operand } & \multicolumn{6}{|c|}{ Operation code } \\
\cline { 3 - 10 } & & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}

POP
Restore from stack
Pop
[Word format] POP dst
[Operand, operation]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst) & Operation \\
\hline \multirow[t]{5}{*}{POP} & mem16 & \[
\begin{aligned}
& S P \leftarrow S P+2 \\
& (\text { mem16 }) \leftarrow(S P-1, S P-2)
\end{aligned}
\] \\
\hline & reg16 & \(\mathrm{SP} \leftarrow \mathrm{SP}+2\) \\
\hline & sreg & dst \(\leftarrow(\mathrm{SP}-1, \mathrm{SP}-2)\) \\
\hline & PSW & \\
\hline & R & \[
\begin{aligned}
& \mathrm{IY} \leftarrow(\mathrm{SP}+1, \mathrm{SP}) \\
& \mathrm{IX} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2) \\
& \mathrm{BP} \leftarrow(\mathrm{SP}+5, \mathrm{SP}+4) \\
& \mathrm{BW} \leftarrow(\mathrm{SP}+9, \mathrm{SP}+8) \\
& \mathrm{DW} \leftarrow(\mathrm{SP}+11, \mathrm{SP}+10) \\
& \mathrm{CW} \leftarrow(\mathrm{SP}+13, \mathrm{SP}+12) \\
& \mathrm{AW} \leftarrow(\mathrm{SP}+15, \mathrm{SP}+14) \\
& \mathrm{SP} \leftarrow \mathrm{SP}+16
\end{aligned}
\] \\
\hline
\end{tabular}
[Flag] - When dst = PSW
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) & \(M D\) & \(D I R\) & \(I E\) & \(B R K\) \\
\hline\(R\) & \(R\) & \(R\) & \(R\) & \(R\) & \(R\) & \(R\) & \(R\) & \(R\) & \(R\) \\
\hline
\end{tabular}

Remark The V33A and V53A does not have an MD flag.
- Other than above
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Transfers the contents of the stack to the destination operand (dst) (however, the stack contents are not transferred to the PS if dst = sreg).

Cautions 1. When dst = sreg, the hardware interrupt (maskable interrupt and nonmaskable interrupt) request and single-step break cannot be accepted between this instruction and the next instruction.
2. When dst = PSW, the MD flag is restored only in the write- enabled status, and is not affected in the write-disabled status (except the V33A and V53A).
3. If the PUSH and POP instructions are executed to the SP register in combination, the value of the SP register before instruction execution minus 2 is stored to the SP register.
\begin{tabular}{|c|c|c|}
\hline [Example] & - POP & AW \\
\hline & - POP & BW \\
\hline & - POP & IY \\
\hline & POP & SP \\
\hline & MOV & \\
\hline
\end{tabular}
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{4}{*}{ POP } & mem16 & \(2-4\) \\
\cline { 2 - 2 } & reg16 & 1 \\
\cline { 2 - 2 } & sreg & \\
\cline { 2 - 2 } & PSW & 1 \\
\cline { 2 - 2 } & R & \multirow{3}{*}{1} \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{13}{|c|}{Operation code} \\
\hline & & \multicolumn{13}{|l|}{\(\begin{array}{llllllllllllllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline \multirow[t]{6}{*}{POP} & \multirow[t]{2}{*}{mem16} & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & mod & 0 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg16 & 0 & 1 & 0 & 1 & 1 & \multicolumn{3}{|c|}{reg} & \multicolumn{5}{|c|}{-} \\
\hline & sreg & 0 & 0 & 0 & & & 1 & 1 & 1 & \multicolumn{5}{|c|}{-} \\
\hline & PSW & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & \multicolumn{5}{|c|}{-} \\
\hline & R & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & \multicolumn{5}{|c|}{-} \\
\hline
\end{tabular}

\section*{[Format] \\ PREPARE imm16, imm8}
[Operation]
\((S P-1, S P-2) \leftarrow B P\)
\(\mathrm{SP} \leftarrow \mathrm{SP}-2\)
After executing temp \(\leftarrow \mathrm{SP}\), executes the following operation "imm8-1" times when imm8 > 0:
\(\left.\begin{array}{l}(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow(\mathrm{BP}-1 \mathrm{BP}-2) \\ \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ \mathrm{BP} \leftarrow \mathrm{BP}-2 \\ \text { Then executes }\end{array}\right\} * 1\)
\(\left.\begin{array}{l}(\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow \text { temp } \\ \mathrm{SP} \leftarrow \mathrm{SP}-2\end{array}\right\} * 2\)
Then executes the following processing:
\(\mathrm{BP} \leftarrow\) temp
\(\mathrm{SP} \leftarrow \mathrm{SP}\) - imm16
When imm8 \(=1\), repetitive operation \(* 1\) is not performed.
When imm8 \(=0\), operations \(* 1\) and \(* 2\) are not performed.
[Operand]
\begin{tabular}{|c|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline PREPARE & imm16, imm8 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

This instruction is used to generate a "stack frame" necessary for high-level languages of block structure (such as Pascal and Ada). The stack frame includes a group of pointers indicating the variables that can be referenced from the procedure and an area of local variables.
This instruction copies the frame pointer to allow securing of a local variable area and referencing global variables. The 16 -bit immediate data described as the first operand specifies the size (in bytes units) of the area secured for local variables, and the 8 -bit immediate data described as the second operand indicates the depth of the procedure block (this depth is called a lexical level).
The base address of the frame created by this instruction is set to BP.
First, BP is saved to the stack. This is to restore the BP of the procedure at the calling side when the procedure has been completed. Next, the frame pointer (saved BP) in a range in which it can be referenced from the called procedure is pushed to the stack. The range in which the frame pointer can be referenced is the value of the lexical level of that procedure minus 1.

If the lexical level is greater than 1 , the frame pointer of this instruction itself is also pushed to the stack. This is to copy the frame pointer of the procedure called by this procedure when the called procedure copies the frame pointer.
Next, the value of a new frame pointer is set, and the area of local variables used for that procedure are secured on the stack. In other words, the SP is decremented by the number of the local variables.
\begin{tabular}{lll} 
[Example] & MOV & SP, 60H \\
& MOV & \(\mathrm{BP}, \mathrm{SP}\) \\
& CALL & CHK \\
& PREPARE & 0006,04 \\
& MOV & \(\mathrm{AW},[\mathrm{BP}+0 \mathrm{FAH}]\) \\
& ADD & \(\mathrm{AW},[\mathrm{BP}+0 \mathrm{~F} 8 \mathrm{~A}]\) \\
& MOV & {\([\mathrm{BP}+0 \mathrm{FCH}], \mathrm{AW}\)}
\end{tabular}

\section*{[Number of Bytes] 4}
[Word format]

\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (src) & Operation \\
\hline \multirow[t]{7}{*}{PUSH} & mem16 & \[
\begin{aligned}
& S P \leftarrow S P-2 \\
& (S P+1, S P) \leftarrow(\text { mem1 } 6+1, \text { mem16 })
\end{aligned}
\] \\
\hline & reg16 & \\
\hline & sreg & \((\mathrm{SP}+1, \mathrm{SP}) \leftarrow \mathrm{src}\) \\
\hline & PSW & \\
\hline & R & \[
\begin{aligned}
& \text { temp } \leftarrow \mathrm{SP} \\
& (\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow \mathrm{AW} \\
& (\mathrm{SP}-3, \mathrm{SP}-4) \leftarrow \mathrm{CW} \\
& (\mathrm{SP}-5, \mathrm{SP}-6) \leftarrow \mathrm{DW} \\
& (\mathrm{SP}-7, \mathrm{SP}-8) \leftarrow \mathrm{BW} \\
& (\mathrm{SP}-9, \mathrm{SP}-10) \leftarrow \text { temp } \\
& (\mathrm{SP}-11, \mathrm{SP}-12) \leftarrow \mathrm{BP} \\
& (\mathrm{SP}-13, \mathrm{SP}-14) \leftarrow \mathrm{IX} \\
& (\mathrm{SP}-15, \mathrm{SP}-16) \leftarrow \mathrm{IY} \\
& \mathrm{SP} \leftarrow \mathrm{SP}-16
\end{aligned}
\] \\
\hline & imm8 & \[
\begin{aligned}
& (\mathrm{SP}-1, \mathrm{SP}-2) \leftarrow \text { sign extension of imm8 } \\
& \mathrm{SP} \leftarrow \mathrm{SP}-2
\end{aligned}
\] \\
\hline & imm16 & \[
\begin{aligned}
& (S P-1, S P-2) \leftarrow i m m 16 \\
& S P \leftarrow S P-2
\end{aligned}
\] \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Saves the contents of the source operand (src) to the stack.
If 8 -bit immediate data (imm8) is described as the operand, imm8 is sign-extended, and saved to the stack addressed by the SP as 16-bit data.
[Example] • PUSH DSO
- PUSH SS
- PUSH DS1
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{4}{*}{ PUSH } & mem16 & \(2-4\) \\
\cline { 2 - 2 } & reg16 & 1 \\
\cline { 2 - 2 } & sreg & \\
\cline { 2 - 3 } & PSW & \\
\cline { 2 - 3 } & R & 1 \\
\cline { 2 - 3 } & imm8 & 2 \\
\cline { 2 - 3 } & imm16 & 3 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{11}{|c|}{Operation code} \\
\hline & & & 76 & \multicolumn{2}{|l|}{54} & 3 & 1 & 0 & \multicolumn{4}{|l|}{} \\
\hline \multirow[t]{9}{*}{PUSH} & \multirow[t]{2}{*}{mem16} & 1 & 1 & 1 & 1 & 1 & 1 & 1 & mod & 1 & 0 & mem \\
\hline & & \multicolumn{7}{|c|}{(disp-low)} & \multicolumn{4}{|c|}{(disp-high)} \\
\hline & reg16 & 0 & 1 & 0 & 1 & \multicolumn{3}{|c|}{reg} & \multicolumn{4}{|c|}{-} \\
\hline & sreg & 0 & 0 & 0 & sreg & 1 & 1 & 0 & \multicolumn{4}{|c|}{-} \\
\hline & PSW & 1 & 0 & 0 & 1 & 1 & 0 & 0 & \multicolumn{4}{|c|}{-} \\
\hline & R & 0 & 1 & 1 & 0 & 0 & 0 & 0 & \multicolumn{4}{|c|}{-} \\
\hline & imm8 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & \multicolumn{4}{|c|}{imm8} \\
\hline & imm16 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & \multicolumn{4}{|c|}{imm16-low} \\
\hline & & \multicolumn{7}{|c|}{imm16-high} & \multicolumn{4}{|c|}{-} \\
\hline
\end{tabular}

[Description]

Executes the block transfer/compare/I/O instruction of the subsequent byte and decrements the value of CW register ( -1 ) while \(\mathrm{CW} \neq 0\).
REP is used in combination with the MOVBK, LDM, STM, OUTM, or INTM instruction, and repeatedly performs processing while \(C W \neq 0\), regardless of the value of the \(Z\) flag. REPZ and REPE are used in combination with the CMPBK or CMPM instruction, and exits from a loop if \(Z \neq 1\) or if \(C W=0\) as a result of comparison by each block instruction. The CW register is checked before the block compare instruction is executed, i.e., immediately before the REP/REPE/REPEZ instruction is executed.

Therefore, if the REP/REPE/REPEZ instruction is executed when CW \(=0\), the subsequent block compare instruction is never executed, and the next instruction is executed. The \(\mathbf{Z}\) flag is checked as a result of executing the subsequent block compare instruction, and the content of this flag immediately before the REPE/REPZ instruction is executed for the first time is irrelevant.

Caution The hardware interrupt (maskable interrupt) and non- maskable interrupt request and single-step break cannot be accepted between this instruction and the next instruction.
[Example]
[Example] • REP MOVBKW
- REPZ CMPBKW
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 4 & 3 & 2 & 0 & \\
\hline REP & \multirow[t]{3}{*}{None} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{0} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{11}} \\
\hline REPE & & & & & & & & & \\
\hline REPZ & & & & & & & & & \\
\hline
\end{tabular}

REPC
[Format] REPC
[Operation
\[
\begin{array}{ll}
{[\text { When } \mathrm{CW} \neq 0]} & \mathrm{PS}: \text { executes byte instruction of } \mathrm{PC}+1 \\
& \mathrm{CW} \leftarrow \mathrm{CW}-1 \\
& \text { When } \mathrm{CY} \neq 1: \mathrm{PC} \leftarrow \mathrm{PC}+2 \\
& \text { When } \mathrm{CY}=1: \text { Re-executes } \\
{[W h e n ~ C W=0]} & \mathrm{PC} \leftarrow \mathrm{PC}+2
\end{array}
\]
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline REPC & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Executes the block compare (CMPBK or CMPM) instruction of the subsequent byte and decrements the value of the CW register ( -1 ) while CW \(\neq 0\).
If \(C Y \neq 1\) as a result of executing the block compare instruction, execution exits from a loop. The CW register is checked before the block compare instruction is executed, i.e., immediately before the REPC instruction is executed. Therefore, if the REPC instruction is executed when \(C W=0\), the subsequent block compare instruction is never executed, and the next instruction is executed.
The CY flag is checked as a result of executing the subsequent block compare instruction, and the content of this flag immediately before the REPC instruction is executed for the first time is irrelevant.

\section*{Caution The hardware interrupt (maskable interrupt) and non-maskable interrupt request and single-step break cannot be accepted between this instruction and the next instruction.}
[Example] REPC CMPBKW
[Number of bytes] 1
[Word format]
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|}
\hline \multirow{2}{*}{ Mnemonic } & \multirow{3}{*}{ Operand } & \multicolumn{6}{|c|}{ Operation code } \\
\cline { 4 - 10 } & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline REPC & None & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 \\
\hline
\end{tabular}

\section*{REPNC}

\section*{[Format] REPNC}
[Operation] \([\) When \(\mathrm{CW} \neq 0\) ] PS : executes byte instruction of \(\mathrm{PC}+1\)
\(\mathrm{CW} \leftarrow \mathrm{CW}-1\)
When \(\mathrm{CY} \neq 1\) : Re-executes
When \(C Y=1: P C \leftarrow P C+2\)
[When \(\mathrm{CW}=0\) ] \(\quad \mathrm{PC} \leftarrow \mathrm{PC}+2\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline REPNC & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Executes the block compare (CMPBK or CMPM) instruction of the subsequent byte and decrements the value of the CW register \((-1)\) while \(C W \neq 0\).
If \(C Y=1\) as a result of executing the block compare instruction, execution exits from a loop. The CW register is checked before the block compare instruction is executed, i.e., immediately before the REPNC instruction is executed. Therefore, if the REPNC instruction is executed when \(\mathrm{CW}=0\), the subsequent block compare instruction is never executed, and the next instruction is executed.
The CY flag is checked as a result of executing the subsequent block compare instruction, and the content of this flag immediately before the REPNC instruction is executed for the first time is irrelevant.

\section*{Caution The hardware interrupt (maskable interrupt) and non- maskable interrupt request and single-step break cannot be accepted between this instruction and the next instruction.}

\section*{[Example] \\ REPNC CMPMB}
[Number of bytes] 1
[Word format]
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|}
\hline \multirow{2}{*}{ Mnemonic } & \multirow{7}{|c|}{ Operand } & \multicolumn{6}{|c|}{ Operation code } \\
\cline { 3 - 11 } & & & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}
[Format]
REPNE
REPNZ
[Operation]

Operand]
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description] Executes the block compare (CMPBK or CMPM) instruction of the subsequent byte and decrements the value of the CW register \((-1)\) while \(\mathrm{CW} \neq 0\)
If \(Z \neq 0\) or if \(C W=0\) as a result of executing the block compare instruction, execution exits from a loop.

The CW register is checked before the block compare instruction is executed, i.e., immediately before the REPNE/REPNZ instruction is executed. Therefore, if the REPNE/ REPNZ instruction is executed when CW \(=0\), the subsequent block compare instruction is never executed, and the next instruction is executed.
The \(Z\) flag is checked as a result of executing the subsequent block compare instruction, and the content of this flag immediately before the REPNC/REPNZ instruction is executed for the first time is irrelevant.

Caution The hardware interrupt (maskable interrupt) and non-maskable interrupt request and single-step break cannot be accepted between this instruction and the next instruction.
[Example] • REPNE CMPMB
- REPNZ CMPBKW
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline REPNE & \multirow[t]{2}{*}{None} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{0} \\
\hline REPNZ & & & & & & & & & \\
\hline
\end{tabular}

\section*{RET}
[Format] (1) RET
(2) RET pop-value
[Operand, operation]
- To return from call in segment
\begin{tabular}{|l|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & \multicolumn{1}{c|}{ Operation } \\
\hline \multirow{4}{*}{ RET } & None & \(\mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP})\) \\
& & \(\mathrm{SP} \leftarrow \mathrm{SP}+2\) \\
\cline { 2 - 3 } & pop-value & \(\mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP})\) \\
& & \(\mathrm{SP} \leftarrow \mathrm{SP}+2\) \\
& & \(\mathrm{SP} \leftarrow \mathrm{SP}+\) pop-value \\
\hline
\end{tabular}
- To return from call outside segment
\begin{tabular}{|c|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & \multicolumn{1}{c|}{ Operation } \\
\hline RET & None & \(\mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP})\) \\
& & \(\mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2)\) \\
& & \(\mathrm{SP} \leftarrow \mathrm{SP}+4\) \\
\cline { 2 - 4 } & pop-value & \(\mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP})\) \\
& & \(\mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2)\) \\
& & \(\mathrm{SP} \leftarrow \mathrm{SP}+4\) \\
& & \(\mathrm{SP} \leftarrow \mathrm{SP}+\) pop-value \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

\section*{[Description]}
- To return from call in segment

Restores the PC from the stack. If pop-value is described as the operand, 16 -bit popvalue is added to the SP (this is useful for skipping the value of SP by the number of unnecessary parameters if the parameters saved to the stack following the PC are unnecessary).
The assembler automatically distinguishes this instruction from the RET instruction to return from a call outside a segment.
- To return from call outside segment

Restores the PC and PS from the stack. If pop-value is described as the operand, 16 bit pop-value is added to the SP (this is useful for skipping the value of SP by the number of unnecessary parameters if the parameters saved to the stack following the PC are unnecessary).
The assembler automatically distinguishes this instruction from the RET instruction to return from a call in a segment.
[Example] \(\quad \mathrm{POP} \mathrm{R}\)
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{2}{*}{ RET } & None & 1 \\
\cline { 2 - 3 } & pop-value & 3 \\
\hline
\end{tabular}
[Word format] - To return from call in segment

- To return from call outside segment
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{10}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & & 0 & 7 & , 5,4 \\
\hline \multirow[t]{3}{*}{RET} & None & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & & - \\
\hline & \multirow[t]{2}{*}{pop-value} & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & & pop-valu \\
\hline & & \multicolumn{8}{|c|}{pop-value-high} & & - \\
\hline
\end{tabular}

Return from emulation mode
Return from Emulation

\section*{[Format] RETEM}
[Operation] \(\quad \mathrm{PC} \leftarrow(\mathrm{SP}+1, \mathrm{SP})\)
\[
\mathrm{PS} \leftarrow(\mathrm{SP}+3, \mathrm{SP}+2)
\]
\[
\mathrm{PSW} \leftarrow(\mathrm{SP}+5, \mathrm{SP}+4)
\]
\(\mathrm{SP} \leftarrow \mathrm{SP}+6\)
Disables MD from being written.
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline RETEM & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & V & P & S & Z & MD & DIR & IE & BRK \\
\hline R & R & R & R & R & R & R & R & R & R \\
\hline
\end{tabular}
[Description] When the RETEM instruction is executed in the emulation mode (this instruction is interpreted as an instruction of the \(\mu\) PD8080AF), the CPU returns from interrupt service to the native mode by restoring the PS, PC, and PSW that have been saved by the BRKEM instruction. The content in the native mode saved by the BRKEM instruction (i.e., "1") is restored to the MD flag. As a result, the CPU enters the native mode. After the RETEM instruction has been executed, the MD flag is disabled from being written, and cannot be restored even if the RETI or POP PSW instruction is executed.
[Example] RETEM
[Number of bytes] 2
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline RETEM & None & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 \\
\hline
\end{tabular}

RETI
[Format] RETI
[Operation] \(\quad \mathrm{PC} \leftarrow(S P+1, S P\)
\(P S \leftarrow(S P+3, S P+2)\)
\(\mathrm{PSW} \leftarrow(S P+5, S P+4)\)
\(\mathrm{SP} \leftarrow \mathrm{SP}+6\)
[Operand]
\begin{tabular}{|l|ll|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline RETI & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z & MD & DIR & IE & BRK \\
\hline R & R & R & R & R & R & R & R & R & R \\
\hline
\end{tabular}

Remark The V33A and V53A do not have an MD flag.
[Description] Restores the contents of the stack to the PC, PS, and PSW. This instruction is used to return execution from interrupt service.

\section*{Caution The MD flag is restored only in the write-enabled status, and is not affected} in the write-disabled status (except the V33A and V53A).
[Example] POP R
RETI
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & & 0 \\
\hline RETI & None & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

\section*{[Format] RETXA imm8}
[Operation] \(\quad\) temp1 \(\leftarrow(\) imm \(8 \times 4+1\), imm \(8 \times 4)\)
temp2 \(\leftarrow(\mathrm{imm} 8 \times 4+3, \mathrm{imm} 8 \times 4+2)\)
\(\mathrm{XA} \leftarrow 0\)
\(\mathrm{PC} \leftarrow\) temp1
\(\mathrm{PS} \leftarrow\) temp2
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline RETXA & imm8 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

\section*{[Description] Releases the extended address mode.}

Transfers control to the address stored in the entry of the interrupt vector table specified by the instruction, and resets bit 0 (XA flag) of the XAM register (internal I/O address: FF80H) to 0 .
If this instruction is executed in the normal address mode, the vector table at the address of the normal address mode is read and then execution jumps to the address of this vector table.
If this instruction is executed in the extended address mode, the vector table at the address of the extended address mode is read, the normal address mode is set, and then execution jumps to the address read first.
The values of PC, PS, and PSW are not restored from the stack.
[Example] RETXA OAH
[Number of bytes] 3
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 4 & 3 & 2 & & 0 & 7 & 6 & 5 & & & & & 0 \\
\hline \multirow[t]{2}{*}{RETXA} & \multirow[t]{2}{*}{imm8} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{8}{|c|}{-} \\
\hline
\end{tabular}

ROL
[Format]
ROL dst, src
[Operation]

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{4}{*}{ ROL } & reg, 1 \\
\cline { 2 - 4 } & mem, 1 \\
\cline { 2 - 4 } & reg, CL \\
\cline { 2 - 3 } & mem, CL \\
\cline { 2 - 3 } & reg, imm8 \\
\cline { 2 - 3 } & mem, imm8 \\
\hline
\end{tabular}
[Flag]

When src = 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(\times\) & & & \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(U\) & & & \\
\hline
\end{tabular}
[Description]
[Example]
- When src = 1

Shifts the contents of the destination operand (dst) specified by the first operand 1 bit to the left. The data of the MSB (bit 7 or 15 ) of dst is shifted to the LSB (bit 0 ) position, and is also transferred to the CY flag. If the MSB is affected, the V flag is set to 1 ; if not, the V flag is reset to 0 .
- When src = CL or src = imm8

Shifts the contents of the destination operand (dst) specified by the first operand to the left the number of bits of the contents of the source operand (src) specified by the second operand. The data of the MSB (bit 7 or 15) of dst is shifted to the LSB (bit 0 ) position, and is also transferred to the CY flag.

MOV [IX], BL
ROL BYTE PTR [IX], 1
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline ROL & reg, 1 & 2 \\
\cline { 2 - 4 } & mem, 1 & \(2-4\) \\
\cline { 2 - 4 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]

[Format]
ROL4 dst
[Operation]

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst) } \\
\hline ROL4 & reg8 \\
\cline { 2 - 3 } & mem8 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & Operand & No. of bytes \\
\hline \multirow{2}{*}{ ROL4 } & reg8 & 3 \\
\cline { 2 - 4 } & mem8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 76 & 5 & 4 & 3 & 2 & 0 & 7 & 6 & & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{5}{*}{ROL4} & \multirow[t]{2}{*}{reg8} & 00 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\
\hline & & 11 & 0 & 0 & 0 & \multicolumn{2}{|c|}{reg} & \multicolumn{8}{|c|}{-} \\
\hline & \multirow[t]{3}{*}{mem8} & 00 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\
\hline & & mod & 0 & 0 & 0 & & & & & & & & & & \\
\hline & & \multicolumn{6}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{-} \\
\hline
\end{tabular}

\section*{ROLC}
[Format] ROLC dst, src
[Operation]

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline ROLC & reg, 1 \\
\cline { 2 - 10 } & mem, 1 \\
\cline { 2 - 7 } & reg, CL \\
\cline { 2 - 4 } & mem, CL \\
\cline { 2 - 4 } & reg, imm8 \\
\cline { 2 - 4 } & mem, imm8 \\
\hline
\end{tabular}
[Flag]
When src = 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(\times\) & & & \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(U\) & & & \\
\hline
\end{tabular}
[Description]
[Example]
- ROLC CL, 1
- ROLC DW, 1
- ROLC AW, 1
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ ROLC } & reg, 1 & 2 \\
\cline { 2 - 3 } & mem, 1 & \(2-4\) \\
\cline { 2 - 3 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & 6 & \multicolumn{2}{|l|}{54} & 3 & 2 & \multicolumn{2}{|l|}{10} & 7 & 6 & \multicolumn{4}{|l|}{\(\begin{array}{lllllll}5 & 4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline \multirow[t]{11}{*}{ROLC} & reg, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & 1 & 1 & 0 & 1 & 0 & reg \\
\hline & mem, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & mod & & 0 & 1 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & 1 & 1 & 0 & 1 & 0 & reg \\
\hline & mem, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & mod & & 0 & 1 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & 1 & 1 & 0 & 1 & 0 & reg \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline & mem, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & mod & & 0 & 1 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

\section*{ROR}
[Format] ROR dst, src
[Operation]

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{5}{*}{ ROR } & reg, 1 \\
\cline { 2 - 7 } & mem, 1 \\
\cline { 2 - 4 } & reg, CL \\
\cline { 2 - 3 } & mem, CL \\
\cline { 2 - 3 } & reg, imm8 \\
\cline { 2 - 4 } & mem, imm8 \\
\hline
\end{tabular}

When src = 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(\times\) & & & \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(U\) & & & \\
\hline
\end{tabular}
[Description]

Example]
- When src = 1

Shifts the contents of the destination operand (dst) specified by the first operand 1 bit to the right. The data of the LSB (bit 0) of dst is shifted to the MSB (bit 7 or 15) position, and is also transferred to the CY flag. If the MSB is affected, the V flag is set to 1 ; if not, the V flag is reset to 0 .
- When src = CL or src = imm8

Shifts the contents of the destination operand (dst) specified by the first operand to the right the number of bits of the contents of the source operand (src) specified by the second operand. The data of the LSB (bit 0 ) of dst is shifted to the MSB (bit 7 or 15) position, and is also transferred to the CY flag.
- ROR AL, 3
- ROR CW, 6
- ROR IY, 2
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ ROR } & reg, 1 & 2 \\
\cline { 2 - 4 } & mem, 1 & \(2-4\) \\
\cline { 2 - 3 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & & 0 & 7 & 6 & 5 & 4 & & , 0 \\
\hline \multirow[t]{11}{*}{ROR} & reg, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & 1 & 1 & 0 & 0 & 1 & reg \\
\hline & \multirow[t]{2}{*}{mem, 1} & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & mod & d & 0 & 0 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & 1 & 1 & 0 & 0 & 1 & reg \\
\hline & mem, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & mod & & 0 & 0 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & 1 & 1 & 0 & 0 & 1 & reg \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline & mem, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & mo & & 0 & 0 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}
[Format]
[Operation]

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst) } \\
\hline ROR4 & reg8 \\
\cline { 2 - 3 } & mem8 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
Rotates the contents of the destination operand (dst) 1 digit to the right via the low-order 4 bits (ALL) of the AL register, handling the contents of the destination operand as a 2-digit packed BCD. As a result, the high-order 4 bits of the AL register are not guaranteed.
[Example]
- MOV AL, 24H

ROR4 AL
- MOV AL, BYTE PTR [IX]

ROR4 AL
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline ROR4 & reg8 & 3 \\
\cline { 2 - 4 } & mem8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{15}{|c|}{Operation code} \\
\hline & & 76 & 5 & 4 & 3 & 2 & & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multirow[t]{5}{*}{ROR4} & \multirow[t]{2}{*}{reg8} & 00 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
\hline & & 11 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{-} \\
\hline & \multirow[t]{3}{*}{mem8} & 00 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
\hline & & mod & 0 & 0 & 0 & & em & & & & & isp & & & & \\
\hline & & \multicolumn{7}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{-} \\
\hline
\end{tabular}
[Format] RORC dst, src

\section*{[Operation]}

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline RORC & reg, 1 \\
\cline { 2 - 4 } & mem, 1 \\
\cline { 2 - 4 } & reg, CL \\
\cline { 2 - 3 } & mem, CL \\
\cline { 2 - 3 } & reg, imm8 \\
\cline { 2 - 3 } & mem, imm8 \\
\hline
\end{tabular}
[Flag]

When src =
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(\times\) & & & \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & \(\times\) & \(U\) & & & \\
\hline
\end{tabular}
[Description]
- When \(\mathrm{src}=1\)

Shifts the contents of the destination operand (dst) specified by the first operand 1 bit to the right via the CY flag. The data of the LSB (bit 0 ) of dst is transferred to the CY flag, and the data of the CY flag is transferred to the LSB (bit 7 or 15). If the MSB is affected, the V flag is set to 1 ; if not, the V flag is reset to 0 .
- When src = CL or src = imm8

Shifts the contents of the destination operand (dst) specified by the first operand to the right by the number of bits of the contents of the source operand (src) specified by the second operand via the CY flag. The data of the LSB (bit 0 ) of dst is transferred to the CY flag, and the data of the CY flag is transferred to the MSB (bit 7 or 15).
[Example] • RORC AL, 1
- RORC BL, 1
- RORC CW, 1
- RORC IX, 1
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ RORC } & reg, 1 & 2 \\
\cline { 2 - 4 } & mem, 1 & \(2-4\) \\
\cline { 2 - 3 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{13}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 43 & 3 & 2 & & 0 & 76 & & & & 2, 1, 0 \\
\hline \multirow[t]{11}{*}{RORC} & reg, 1 & 1 & 1 & \(0{ }^{1}\) & 10 & 0 & 0 & 0 & W & 1 & 0 & 1 & 1 & reg \\
\hline & \multirow[t]{2}{*}{mem, 1} & 1 & 1 & 0 & 10 & 0 & 0 & 0 & W & mod & 0 & 1 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & 1 & 0 & 1 & 1 & reg \\
\hline & mem, CL & 1 & 1 & 011 & 10 & 0 & 0 & 1 & W & mod & 0 & 1 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & reg, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & 1 & 0 & 1 & 1 & reg \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{5}{|c|}{-} \\
\hline & mem, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & mod & 0 & & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{5}{|c|}{-} \\
\hline
\end{tabular}

SET1
Sets bit
Set Bit
[Format] (1) SET1 dst, src
(2) SET1 dst
[Operation] Format (1): Bit n of dst ( n is specified by src ) \(\leftarrow 1\)
Format (2): dst \(\leftarrow 1\)
[Operand]
Format (1)
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{4}{*}{ SET1 } & reg8, CL \\
\cline { 2 - 4 } & mem8, CL \\
\cline { 2 - 4 } & reg16, CL \\
\cline { 2 - 3 } & mem16, CL \\
\cline { 2 - 3 } & reg8, imm3 \\
\cline { 2 - 3 } & mem8, imm3 \\
\cline { 2 - 3 } & reg16, imm4 \\
\cline { 2 - 3 } & mem16, imm4 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst) } \\
\hline \multirow{2}{*}{ SET1 } & CY \\
\cline { 2 - 3 } & DIR \\
\hline
\end{tabular}
[Flag]
Format (1)
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

Format (2) (when dst = CY)
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & 1 & & & & \\
\hline
\end{tabular}

Format (2) (when dst = DIR)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) & \(D I R\) \\
\hline & & & & & & 1 \\
\hline
\end{tabular}

Format (1): Sets bit n ( n is the contents of the source operand (src) specified by the second operand) of the destination operand (dst) specified by the first operand to 1, and stores the result to the destination operand (dst).
If the operand is reg8, CL or mem8, CL, only the low-order 3 bits of the value of \(C L(0\) to 7\()\) are valid. If the operand is reg16, \(C L\) or mem16, \(C L\), only the low-order 4 bits of the value of CL ( 0 to 15) are valid.

If the operand is reg8, imm3, only the low-order 3 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem8, imm3, only the low-order 3 bits of the immediate data at the last byte position of the instruction are valid.

If the operand is reg16, imm4, only the low-order 4 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem16, imm4, only the low-order 4 bits of the immediate data at the last byte position of the instruction are valid.

Format (2): When dst = CY, sets the CY flag to 1.
When dst = DIR, sets the DIR flag to 1 . Also sets so that the index registers (IX and IY) are auto-decremented when the MOVBK, CMPBK, CMPM, LDM, STM, INM, or OUTM instruction is executed.

\section*{[Example] MOV CL, 4}

SET1 AL, CL
OUT ODAH, AL
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline SET1 & reg8, CL & 3 \\
\cline { 2 - 3 } & mem8, CL & \(3-5\) \\
\cline { 2 - 3 } & reg16, CL & 3 \\
\cline { 2 - 3 } & mem16, CL & \(3-5\) \\
\cline { 2 - 3 } & reg8, imm3 & 4 \\
\cline { 2 - 4 } & mem8, imm3 & \(4-6\) \\
\cline { 2 - 3 } & reg16, imm4 & 4 \\
\cline { 2 - 3 } & mem16, imm4 & \(4-6\) \\
\cline { 2 - 3 } & CY & 1 \\
\cline { 2 - 3 } & DIR & 1 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & & & 0 \\
\hline \multirow[t]{22}{*}{SET1} & \multirow[t]{2}{*}{reg8, CL} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\
\hline & & 1 & 1 & 0 & 0 & 0 & & reg & & & & & & - & & & \\
\hline & \multirow[t]{3}{*}{mem8, CL} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\
\hline & & mod & & 0 & 0 & 0 & & mem & & & & & dis & -lo & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{-} \\
\hline & \multirow[t]{2}{*}{reg16, CL} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{-} \\
\hline & \multirow[t]{3}{*}{mem16, CL} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\
\hline & & mo & & 0 & 0 & 0 & & mem & & & & & dis & -Io & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{-} \\
\hline & \multirow[t]{2}{*}{reg8, imm3} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{imm3} \\
\hline & \multirow[t]{3}{*}{mem8, imm3} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\
\hline & & mod & & 0 & 0 & 0 & & mem & & & & & dis & -Io & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{imm3} \\
\hline & \multirow[t]{2}{*}{rg16, imm4} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{imm4} \\
\hline & \multirow[t]{3}{*}{mem16, imm4} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\
\hline & & mo & & 0 & 0 & 0 & & mem & & & & & dis & --lo & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{imm4} \\
\hline & CY & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & \multicolumn{8}{|c|}{-} \\
\hline & DIR & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & \multicolumn{8}{|c|}{-} \\
\hline
\end{tabular}

\section*{[Format] \\ SHL dst, src}

\section*{[Operation]}

[Operand]
[Flag]

When src = 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(\times\) & \(U\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description]
[Example]
- \(W h e n\) src \(=1\)

Shifts the contents of the destination operand (dst) specified by the first operand 1 bit to the left. Zero is shifted in to the the LSB (bit 0) position of dst, and the data of the MSB (bit 7 or 15 ) is set to the CY flag. The V flag is cleared if the sign bit (bit 7 or 15 ) is not affected after shifting.
- When src = CL or src = imm8

Shifts the contents of the destination operand (dst) specified by the first operand to the left the number of bits of the contents of the source operand (src) specified by the second operand. Zero is shifted in to the LSB (bit 0) position of dst each time the data is shifted, and the data of the MSB (bit 7 or 15 ) is set to the CY flag.

IN AW, 0C8H
MOV [IY], AW
SHL WORD PTR [IY], 12
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ SHL } & reg, 1 & 2 \\
\cline { 2 - 3 } & mem, 1 & \(2-4\) \\
\cline { 2 - 3 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & & 0 & 7 & 6 & 5 & 4 & & , 0 \\
\hline \multirow[t]{11}{*}{SHL} & reg, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & 1 & 1 & 1 & 0 & 0 & reg \\
\hline & \multirow[t]{2}{*}{mem, 1} & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & & & 1 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & 1 & 1 & 1 & 0 & 0 & reg \\
\hline & mem, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & & & 1 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & 1 & 1 & 1 & 0 & 0 & reg \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline & mem, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & & d & 1 & 0 & 0 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

\section*{[Format] SHR dst, src}

\section*{[Operation]}

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{5}{*}{ SHR } & reg, 1 \\
\cline { 2 - 8 } & mem, 1 \\
\cline { 2 - 7 } & reg, CL \\
\cline { 2 - 4 } & mem, CL \\
\cline { 2 - 4 } & reg, imm8 \\
\cline { 2 - 4 } & mem, imm8 \\
\hline
\end{tabular}
[Flag]

When src = 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline U & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(\times\) & \(U\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description]
- \(W h e n\) src \(=1\)

Shifts the contents of the destination operand (dst) specified by the first operand 1 bit to the right. Zero is shifted in to the the MSB (bit 7 or 15) position of dst, and the data of the LSB (bit 0 ) is set to the CY flag. The V flag is cleared if the sign bit (bit 7 or 15) is not affected after shifting.
- When \(\mathrm{src}=\mathrm{CL}\) or \(\mathrm{src}=\mathrm{imm} 8\)

Shifts the contents of the destination operand (dst) specified by the first operand to the right the number of bits of the contents of the source operand (src) specified by the second operand. Zero is shifted in to the MSB (bit 7 or 15) position of dst each time the data is shifted, and the data of the LSB (bit 0 ) is set to the CY flag.
[Example] • RCV: IN AL, ODAH
SHR AL, 3
BC RCV
- SHR CW, 8
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ SHR } & reg, 1 & 2 \\
\cline { 2 - 3 } & mem, 1 & \(2-4\) \\
\cline { 2 - 3 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & 6 & \multicolumn{2}{|l|}{54} & 3 & 2 & \multicolumn{2}{|l|}{10} & 7 & 6 & \multicolumn{4}{|l|}{\(\begin{array}{lllllll}5 & 4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline \multirow[t]{11}{*}{SHR} & reg, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & 1 & 1 & 1 & 0 & 1 & reg \\
\hline & mem, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & mod & & 1 & 0 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & 1 & 1 & 1 & 0 & 1 & reg \\
\hline & mem, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & mo & d & 1 & 0 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & 1 & 1 & 1 & 0 & 1 & reg \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline & mem, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & mo & & 1 & 0 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

\section*{SHRA}

\section*{[Format] \\ SHRA dst, src}
[Operation]

[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } \\
\hline \multirow{5}{*}{ SHRA } & reg, 1 \\
\cline { 2 - 4 } & mem, 1 \\
\cline { 2 - 4 } & reg, CL \\
\cline { 2 - 3 } & mem, CL \\
\cline { 2 - 3 } & reg, imm8 \\
\cline { 2 - 3 } & mem, imm8 \\
\hline
\end{tabular}
[Flag]
[Description]

When src = 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline U & \(\times\) & 0 & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

Others
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & \(\times\) & \(U\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
- When src = 1

Arithmetically shifts the contents of the destination operand (dst) specified by the first operand 1 bit to the right. The original value is shifted in to the the MSB (bit 7 or 15) position of dst, and the sign is not affected after shifting. The data of the LSB (bit 0 ) is set to the CY flag.
- When \(\mathrm{src}=\mathrm{CL}\) or \(\mathrm{src}=\mathrm{imm} 8\)

Shifts the contents of the destination operand (dst) specified by the first operand to the right the number of bits of the contents of the source operand (src) specified by the second operand. The original value is shifted in to the MSB (bit 7 or 15) of dst, and the sign is not affected after shifting. The data of the LSB (bit 0 ) is set to the CY flag.

\section*{Example]}
- MOV CL, 2 SHRA BL, CL
- MOV CL, 9

SHRA DW, CL
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ SHRA } & reg, 1 & 2 \\
\cline { 2 - 3 } & mem, 1 & \(2-4\) \\
\cline { 2 - 3 } & reg, CL & 2 \\
\cline { 2 - 3 } & mem, CL & \(2-4\) \\
\cline { 2 - 3 } & reg, imm8 & 3 \\
\cline { 2 - 3 } & mem, imm8 & \(3-5\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{14}{|c|}{Operation code} \\
\hline & & 7 & \multicolumn{2}{|l|}{65} & 43 & 3 & 2 & \multicolumn{2}{|l|}{10} & & 6 & \multicolumn{4}{|l|}{5 5, \(4,3,28,1,0\)} \\
\hline \multirow[t]{11}{*}{SHRA} & reg, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & 1 & 1 & 1 & 1 & 1 & reg \\
\hline & mem, 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & W & mod & & 1 & 1 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & 1 & 1 & 1 & 1 & 1 & reg \\
\hline & mem, CL & 1 & 1 & 0 & 1 & 0 & 0 & 1 & W & mod & & 1 & 1 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & reg, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & 1 & 1 & 1 & 1 & 1 & reg \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline & mem, imm8 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & W & mo & & 1 & 1 & 1 & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{6}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

Block store
Store Multiple
Store Multiple Byte
Store Multiple Word
\begin{tabular}{ll} 
[Format] & \begin{tabular}{l} 
(repeat) STM [DS1-spec:] dst-block \\
(repeat) STMB \\
(repeat) STMW
\end{tabular} \\
[Operation] & {\([\) [When \(W=0](I Y) \leftarrow A L\)} \\
& DIR \(=0: I Y \leftarrow I Y+1\) \\
DIR \(=1: I Y \leftarrow I Y-1\) \\
& {\([\) When \(W=1] \quad(I Y+1, I Y) \leftarrow A W\)} \\
DIR \(=0: I Y \leftarrow I Y+2\) \\
DIR \(=1: I Y \leftarrow I Y-2\)
\end{tabular}
[Operand]
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{c|}{ Operand } \\
\hline STM & [DS1-spec : ] dst-block \\
\hline STMB & None \\
\cline { 1 - 1 } STMW & \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]

Repeatedly transfers the value of the AL or AW register to the block addressed by the IY register in byte or word units.
The IY register is automatically incremented (+1/+2) or decremented ( \(-1 /-2\) ) for the next byte/word processing each time data of 1 byte/word has been processed. The direction of the block is determined by the status of the DIR flag.

Whether data is processed in byte or word units is specified by the attribute of the operand when the STM instruction is used.

When the STMB and STMW instructions are used, the data is processed in byte and word units, respectively.

The destination block must be always located in a segment specified by the DS1 register, and the segment cannot be overridden.
- REP STM DS1: WORD_VAR : DS1 segment
- REP STMB ; DS1 segment
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline STM & [DS1-spec : ] dst-block & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{1 W}} \\
\hline STMB & \multirow[t]{2}{*}{None} & & & & & & & & \\
\hline STMW & & & & & & & & & \\
\hline
\end{tabular}
[Format] SUB dst, src
[Operand, Operation]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst, src) & Operation \\
\hline \multirow[t]{6}{*}{SUB} & reg, reg' & \multirow[t]{5}{*}{dst \(\leftarrow\) dst - src} \\
\hline & mem, reg & \\
\hline & reg, mem & \\
\hline & reg, imm & \\
\hline & mem, imm & \\
\hline & acc, imm & \begin{tabular}{l}
[When \(\mathrm{W}=0\) ] \(\mathrm{AL} \leftarrow \mathrm{AL}-\) imm8 \\
[When \(W=1\) ] AW \(\leftarrow\) AW - imm16
\end{tabular} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline\(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description] Subtracts the contents of the source operand (src) specified by the second operand from the contents of the destination operand (dst) specified by the first operand, and stores the result to the destination operand (dst).
[Example]
To subtract contents of memory 0:50H from contents of DL register, and store result to DL register

MOV AW, 0
MOV DS0, AW
MOV IX, 50H
SUB DL, DSO:BYTE PTR [IX]
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ SUB } & reg, reg' & 2 \\
\cline { 2 - 3 } & mem, reg & \(2-4\) \\
\cline { 2 - 3 } & reg, mem & \(2-4\) \\
\cline { 2 - 3 } & reg, imm & 3,4 \\
\cline { 2 - 3 } & mem, imm & \(3-6\) \\
\cline { 2 - 3 } & acc, imm & 2,3 \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{13}{|c|}{Operation code} \\
\hline & & 7 & 6 & & 43 & 3 & 2 & 1 & 0 & 7 & 6 & & & 210 \\
\hline \multirow[t]{12}{*}{SUB} & reg, reg' & 0 & 0 & 1 & 0 & 1 & 0 & 1 & W & 1 & 1 & & & reg' \\
\hline & \multirow[t]{2}{*}{mem, reg} & 0 & 0 & 1 & 0 1 & 1 & 0 & 0 & W & mo & d & & & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & \multirow[t]{2}{*}{reg, mem} & 0 & 0 & 1 & 01 & 1 & 0 & 1 & W & mod & d & & & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & \multirow[t]{2}{*}{reg, imm} & 1 & 0 & 0 & 0 & 0 & 0 & s & W & 1 & 1 & & & reg \\
\hline & & \multicolumn{8}{|c|}{imm8 or imm16-low} & \multicolumn{5}{|c|}{imm16-high} \\
\hline & \multirow[t]{3}{*}{mem, imm} & 1 & 0 & 0 & 0 & 0 & 0 & S & W & mod & d & & & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{5}{|c|}{(disp-high)} \\
\hline & & \multicolumn{8}{|c|}{imm8 or imm16-low} & \multicolumn{5}{|c|}{imm16-high} \\
\hline & \multirow[t]{2}{*}{acc, imm} & 0 & 0 & 1 & 0 & 1 & 1 & 0 & W & \multicolumn{5}{|r|}{imm8 or imm16-low} \\
\hline & & \multicolumn{8}{|c|}{imm16-high} & & & & - & \\
\hline
\end{tabular}
\begin{tabular}{ll} 
[Format] & \begin{tabular}{l} 
SUB4S [DS1-spec:] dst-string, [Seg-spec:] src-string \\
SUB4S
\end{tabular} \\
[Operation] & BCD string \((I Y, C L) \leftarrow B C D\) string \((I Y, C L)-B C D\) string (IX, CL) \\
[Operand] & Mnemonic \\
\cline { 2 - 3 } & SUB4S \\
\cline { 2 - 3 } & \\
\cline { 2 - 3 } & [DS1-spec :] dst-string, [Seg-spec : ] src-string \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|c|c|c|}
\hline AC & CY & V & P & S & Z \\
\hline U & \(\times\) & U & U & U & \(\times\) \\
\hline
\end{tabular}
[Description] Subtracts the packed BCD string addressed by the IX register from the packed BCD string addressed by the IY register, and stores the result to the string addressed by the IY register. The string length (number of BCD digits) is determined by the CL register (the number of digits is d if the contents of CL is d ) in a range of 1 to 254 digits.
The destination string must be always located in a segment specified by the DS1 register, the segment cannot be overridden. Although the default segment register of the source string is the DS0 register, the segment can be overridden, and the string can be located in a segment specified by any segment register.
The format of a packed BCD string is as follows.


Caution The BCD string instruction always operates in units of an even number of digits. If an even number of digits is specified, therefore, the result of the operation and each flag operation are normal. If an odd number of digits is specified, however, an operation of an even number of digits, or an odd number of digits +1 , is executed. As a result, the result of the operation is an even number of digits and each flag indicates an even number of digits.
To specify an odd number of digits, therefore, keep this in mind: Execute the BCD subtraction instruction, if the number of digits is odd, after clearing the high-order 4 bits of the most significant byte to " 0 ". If a borrow occurs as a result, the high-order 4 bits of the most significant bit is " 9 ".
\begin{tabular}{ll} 
[Example] & MOV IX, OFFSET VAR_1 \\
& MOV IY, OFFSET VAR_2 \\
& MOV CL, 4 \\
& SUB4S
\end{tabular}
[Number of bytes] 2
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & \multicolumn{8}{|l|}{} & 7 & 6 & 5 & 4 & 3 & \multicolumn{3}{|l|}{\(2,1,0\)} \\
\hline \multirow[t]{2}{*}{SUB4S} & [DS1-spec : ] dst-string, [Seg-spec : ] src-string & \multirow[t]{2}{*}{0} & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\
\hline & None & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
[Format] SUBC dst, src
[Operand, Operation]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst, src) & Operation \\
\hline \multirow[t]{6}{*}{SUBC} & reg, reg' & \multirow[t]{5}{*}{dst \(\leftarrow \mathrm{dst}-\mathrm{src}-\mathrm{CY}\)} \\
\hline & mem, reg & \\
\hline & reg, mem & \\
\hline & reg, imm & \\
\hline & mem, imm & \\
\hline & acc, imm & \begin{tabular}{l}
[When \(\mathrm{W}=0\) ] \(\mathrm{AL} \leftarrow \mathrm{AL}+\mathrm{imm} 8-\mathrm{CY}\) \\
[When \(\mathrm{W}=1\) ] \(\mathrm{AW} \leftarrow \mathrm{AW}-\mathrm{imm16}-\mathrm{CY}\)
\end{tabular} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description] Subtracts the contents of the source operand (src) specified by the second operand from the contents of the destination operand (dst) specified by the first operand, and stores the result to the destination operand (dst).
[Example] SUBC DL, BYTE PTR [IX]
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ SUBC } & reg, reg' & 2 \\
\cline { 2 - 3 } & mem, reg & \(2-4\) \\
\cline { 2 - 3 } & reg, mem & \(2-4\) \\
\cline { 2 - 3 } & reg, imm & 3,4 \\
\cline { 2 - 3 } & mem, imm & \(3-6\) \\
\cline { 2 - 3 } & acc, imm & 2,3 \\
\hline
\end{tabular}
[Word format]


\section*{TEST}
[Format] TEST dst, src
[Operand, operation]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst, src) & Operation \\
\hline \multirow[t]{6}{*}{TEST} & reg, reg' & \multirow[t]{5}{*}{dst \({ }^{\wedge} \mathrm{src}\)} \\
\hline & mem, reg & \\
\hline & reg, mem & \\
\hline & reg, imm & \\
\hline & mem, imm & \\
\hline & acc, imm & \begin{tabular}{l}
[When \(W=0]\) AL ^ imm8 \\
[When W = 1] AW ^ imm16
\end{tabular} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & 0 & 0 & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description] ANDs the destination operand (dst) specified by the first operand with the source operand (src) specified by the second operand. The result is not stored anywhere, but the flags are affected.
[Example] IN AL, 0D8H
TEST AL, 'A'
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ TEST } & reg, reg' & 2 \\
\cline { 2 - 3 } & mem, reg & \(2-4\) \\
\cline { 2 - 3 } & reg, mem & \\
\cline { 2 - 3 } & reg, imm & 3,4 \\
\cline { 2 - 3 } & mem, imm & \(3-6\) \\
\cline { 2 - 3 } & acc, imm & 2,3 \\
\hline
\end{tabular}
[Word format]


\section*{[Format] TEST1 dst, src}
[Operation] When bit n of dst \(=0\) ( n is specified by src ): \(\mathrm{Z} \leftarrow 1\)
When bit n of \(\mathrm{dst}=1\) ( n is specified by src): \(\mathrm{Z} \leftarrow 0\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{c|}{ Operand (dst, src) } \\
\hline TEST1 & reg8, CL \\
\cline { 2 - 10 } & mem8, CL \\
\cline { 2 - 8 } & reg16, CL \\
\cline { 2 - 7 } & mem16, CL \\
\cline { 2 - 4 } & reg8, imm3 \\
\cline { 2 - 4 } & mem8, imm3 \\
\cline { 2 - 4 } & reg16, imm4 \\
\cline { 2 - 4 } & mem16, imm4 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & 0 & 0 & \(U\) & \(U\) & \(\times\) \\
\hline
\end{tabular}
[Description] Sets the \(Z\) flag to 1 if bit n ( n is the contents of the source operand (src) specified by the second operand) of the destination operand (dst) specified by the first operand; otherwise, resets the Z flag to 0 .

If the operand is reg8, CL or mem8, CL, only the low-order 3 bits of the value of \(\mathrm{CL}(0\) to 7) are valid.

If the operand is reg16, CL or mem16, CL, only the low-order 4 bits of the value of \(C L(0\) to 15) are valid.

If the operand is reg8, imm3, only the low-order 3 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem8, imm3, only the low-order 3 bits of the immediate data at the last byte position of the instruction are valid.

If the operand is reg16, imm4, only the low-order 4 bits of the immediate data at the fourth byte position of the instruction are valid.
If the operand is mem16, imm4, only the low-order 4 bits of the immediate data at the last byte position of the instruction are valid.

\section*{[Example]}
MOV
CL, 01
IN AL, ODAH
TEST1 AL, CL; Tests bit 1
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{5}{*}{ TEST1 } & reg8, CL & 3 \\
\cline { 2 - 3 } & mem8, CL & \(3-5\) \\
\cline { 2 - 3 } & reg16, CL & 3 \\
\cline { 2 - 3 } & mem16, CL & \(3-5\) \\
\cline { 2 - 3 } & reg8, imm3 & 4 \\
\cline { 2 - 3 } & mem8, imm3 & \(4-6\) \\
\cline { 2 - 3 } & reg16, imm4 & 4 \\
\cline { 2 - 3 } & mem16, imm4 & \(4-6\) \\
\hline
\end{tabular}
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{16}{|c|}{Operation code} \\
\hline & & 7 & 6 & 5 & 4 & 3 & 2 & \multicolumn{2}{|l|}{10} & 7 & 6 & 5 & \multicolumn{5}{|l|}{\(\begin{array}{llllll}4 & 3 & 2 & 1 & 0\end{array}\)} \\
\hline \multirow[t]{20}{*}{TEST1} & \multirow[t]{2}{*}{reg8, CL} & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{-} \\
\hline & mem8, CL & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline & & mod & & 0 & 0 & 0 & & mem & & & & & & -Io & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{-} \\
\hline & reg16, CL & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{-} \\
\hline & mem16, CL & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
\hline & & mod & d & 0 & 0 & 0 & & mem & & & & & isp & -lo & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{-} \\
\hline & reg8, imm3 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{imm3} \\
\hline & mem8, imm3 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
\hline & & mod & d & 0 & 0 & 0 & & mem & & & & & disp & -Io & & & \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{imm3} \\
\hline & reg16, imm4 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
\hline & & 1 & 1 & 0 & 0 & 0 & \multicolumn{3}{|c|}{reg} & \multicolumn{8}{|c|}{imm4} \\
\hline & mem16, imm4 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
\hline & & \multicolumn{2}{|l|}{mod} & 0 & 0 & 0 & \multicolumn{3}{|r|}{mem} & \multicolumn{8}{|c|}{(disp-low)} \\
\hline & & \multicolumn{8}{|c|}{(disp-high)} & \multicolumn{8}{|c|}{imm4} \\
\hline
\end{tabular}
[Format]
TRANS src-table
TRANS
TRANSB
[Operation]
\(A L \leftarrow(B W+A L)\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } \\
\hline TRANS & src-table \\
\cline { 2 - 2 } & None \\
\hline TRANSB & None \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}

\section*{[Description]}
[Example] TRANS SIN_TBL
[Number of bytes] 1
[Word format]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{8}{|c|}{Operation code} \\
\hline & & \multicolumn{8}{|l|}{} \\
\hline \multirow[t]{2}{*}{TRANS} & src-table & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{0} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} & \multirow[t]{3}{*}{1} \\
\hline & None & & & & & & & & \\
\hline TRANSB & None & & & & & & & & \\
\hline
\end{tabular}

XCH
[Format] XCH dst, src
[Operation] \(\quad \mathrm{dst} \leftrightarrow \mathrm{src}\)
[Operand]
\begin{tabular}{|l|l|}
\hline Mnemonic & \multicolumn{1}{c|}{ Operand (dst, src) } \\
\hline \multirow{4}{*}{ XCH } & reg, reg' \\
\cline { 2 - 4 } & mem, reg \\
\cline { 2 - 3 } & reg, mem \\
\cline { 2 - 3 } & AW, reg16 \\
\cline { 2 - 3 } & reg16, AW \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline & & & & & \\
\hline
\end{tabular}
[Description]
[Example]
[Number of bytes]
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand } & No. of bytes \\
\hline \multirow{4}{*}{\(\mathbf{X C H}\)} & reg, reg' & 2 \\
\cline { 2 - 3 } & mem, reg & \(2-4\) \\
\cline { 2 - 2 } & reg, mem & \\
\cline { 2 - 3 } & AW, reg16 & 1 \\
\cline { 2 - 2 } & reg16, AW & \\
\hline
\end{tabular}
[Word format]

Exchanges the contents of the destination operand (dst) specified by the first operand with those of the source operand (src) specified by the second operand.

MOV AW, 100H
MOV BW, 50H
XCH AW, BW
; \(\mathrm{AW}=50 \mathrm{H}, \mathrm{BW}=100 \mathrm{H}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multicolumn{11}{|c|}{Operation code} \\
\hline & & \multicolumn{11}{|l|}{\begin{tabular}{llllllllll|llllllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{tabular}} \\
\hline \multirow[t]{7}{*}{XCH} & reg, reg' & 1 & 0 & 0 & 0 & 0 & 1 & 1 & W & 1 & reg & reg' \\
\hline & mem, reg & 1 & 0 & 0 & 0 & 0 & 1 & 1 & W & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & reg, mem & 1 & 0 & 0 & 0 & 0 & 1 & 1 & W & mod & reg & mem \\
\hline & & \multicolumn{8}{|c|}{(disp-low)} & \multicolumn{3}{|c|}{(disp-high)} \\
\hline & AW, reg16 & 1 & 0 & 0 & 1 & 0 & & eg & & \multicolumn{3}{|c|}{-} \\
\hline & reg16, AW & 1 & 0 & 0 & 1 & 0 & & eg & & \multicolumn{3}{|c|}{-} \\
\hline
\end{tabular}

Remark The operation code of the XCH AW, AW is the same as that of the NOP instruction.

\section*{XOR}
[Format] XOR dst, src
[Operand, operation]
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Operand (dst, src) & Operation \\
\hline \multirow[t]{6}{*}{XOR} & reg, reg' & \multirow[t]{5}{*}{\(\mathrm{dst} \leftarrow \mathrm{dst} \forall \mathrm{src}\)} \\
\hline & mem, reg & \\
\hline & reg, mem & \\
\hline & reg, imm & \\
\hline & mem, imm & \\
\hline & acc, imm & \begin{tabular}{l}
[When \(W=0\) ] \(A L \leftarrow A L \forall\) imm8 \\
[When \(W=1\) ] AW \(\leftarrow A W \quad \forall\) imm16
\end{tabular} \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|c|c|c|}
\hline\(A C\) & \(C Y\) & \(V\) & \(P\) & \(S\) & \(Z\) \\
\hline\(U\) & 0 & 0 & \(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}
[Description] Exclusive-ORs the destination operand (dst) specified by the first operand with the source operand (src) specified by the second operand, and stores the result to the destination operand (dst).
[Example] • XOR CL, DL
- XOR CW, CW; Clears CW register
- XOR AW, DW
[Number of bytes]
\begin{tabular}{|l|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand (dst, src) } & No. of bytes \\
\hline \multirow{5}{*}{ XOR } & reg, reg' & 2 \\
\cline { 2 - 4 } & mem, reg & \(2-4\) \\
\cline { 2 - 3 } & reg, mem & \(2-4\) \\
\cline { 2 - 3 } & reg, imm & 3,4 \\
\cline { 2 - 3 } & mem, imm & \(3-6\) \\
\cline { 2 - 3 } & acc, imm & 2,3 \\
\hline
\end{tabular}
[Word format]


Note The following code may be generated depending on the assembler or compiler used.
\(\begin{array}{llllllllllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & 0 & 0 & 0 & 0 & 0 & 1 & W & 1 & 1 & 1 & 1 & 0 & reg \\
\hline \multicolumn{8}{|c|}{imm8} & \multicolumn{6}{|c|}{-} \\
\hline
\end{tabular}

Even in this case, the instruction is executed normally. Note, however, that some emulators do not support a function to disassemble or assemble this instruction.

\subsection*{2.2 Number of Instruction Execution Clocks}

Table 2-8 shows the number of execution clocks of and the number of times word transfer is executed by each instruction in the alphabetical order of the mnemonics.

\section*{(1) Clocks}

The value indicated in the table is the time required for the execution unit to execute a given instruction and is based on the following condition.
(a) This time does not include prefetch time, pre-decode time, and bus wait time.
(b) It is assumed that the number of wait cycles for memory access is 0 . Therefore, the number of clocks in one bus cycle is as follows:
- Other than V33A and V53A : 4 clocks
- V33A and V53A : 2 clocks
(c) It is assumed that the number of wait cycles for I/O access is 0 .
(d) The primitive block transfer and primitive I/O instructions include the repeat prefix.
(e) When an odd address is accessed in word units, two bus cycles are started. The number of clocks required for accessing an odd or even address is separately shown in the table.
(f) The external data bus width is as follows:
- V20, V20HL, V40, V40HL : 8 bits
- V30, V30HL, V50, V50HL, V33A \({ }^{\text {Note }}\), V53A \({ }^{\text {Note }}: 16\) bits

Note If the bus width is set to 16 bits by using the bus sizing function. To set the bus width to 8 bits, increase the bus cycle to access word data in an even address by two-fold.
(g) The number of clocks of the V33A and V53A are shown in the normal address mode.

\section*{(2) Word transfers}
"Word transfers" in the table indicates the number of words transferred, i.e., the number of times the word data (16 bits) generated as a result of executing a given instruction is accessed on the bus.
By using this value, the number of instruction execution clocks when a wait state is inserted can be calculated as follows:
- When an even address is accessed : (Number of instruction execution clocks with 0 wait)
+ (Number of times of word transfer) \(\times\) (Number of wait statuses)
- When an odd address is accessed : (Number of instruction execution clocks with 0 wait)
\(+(\) Number of times of word transfer \() \times(\) Number of wait statuses \() \times 2\)

Table 2-8. Number of Instruction Execution Clocks (1/15)


Note m : Number of BCD digits \(\times 1 / 2\)

Table 2-8. Number of Instruction Execution Clocks (2/15)
*
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40,V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{2}{*}{BE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{Z}=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{Z}=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BGE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(S \forall V=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|l|}{When \(\mathrm{S} * \mathrm{~V}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BGT} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \((S \forall V) \vee Z=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|l|}{When \((S \forall V) \vee Z=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BH} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(C Y \vee Z=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|l|}{When \(\mathrm{CY} \vee \mathrm{Z}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BL} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(\mathrm{CY}=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|r|}{When CY \(=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BLE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \((S \forall V) \vee Z=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|l|}{When \((S \forall V) \vee Z=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BLT} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(S \forall V=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|l|}{When \(S \forall V=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BN} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{S}=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{S}=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BNC} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(\mathrm{CY}=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When CY \(=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BNE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{Z}=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{Z}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BNH} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(C Y \vee Z=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|l|}{When \(\mathrm{CY} \vee \mathrm{Z}=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BNL} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|l|}{When \(C Y=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When CY \(=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BNV} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{V}=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{V}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BNZ} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{Z}=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{Z}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BP} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(S=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{S}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{2}{*}{BPE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{P}=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{P}=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BPO} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(P=1\)} & 4 & 4 & 4 & 4 & 3 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{P}=0\)} & 14 & 14 & 14 & 14 & 6 \\
\hline \multirow[t]{8}{*}{BR} & near-label & 0 & & - & 13 & 13 & 13 & 13 & 7 \\
\hline & short-label & 0 & & - & 12 & 12 & 12 & 12 & 7 \\
\hline & regptr16 & 0 & & - & 11 & 11 & 11 & 11 & 7 \\
\hline & \multirow[t]{2}{*}{memptr16} & \multirow[t]{2}{*}{1} & - & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{23} & 23 & 13 \\
\hline & & & & Even & & 20 & & 19 & 11 \\
\hline & far-label & 0 & & - & 15 & 15 & 15 & 15 & 7 \\
\hline & \multirow[t]{2}{*}{memptr32} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{35} & 35 & \multirow[t]{2}{*}{34} & 34 & 17 \\
\hline & & & & Even & & 27 & & 26 & 13 \\
\hline
\end{tabular}

Table 2-8. Number of Instruction Execution Clocks (3/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40,V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{4}{*}{BRK} & \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{50} & 50 & \multirow[t]{2}{*}{50} & 50 & 24 \\
\hline & & & & Even & & 38 & & 38 & 18 \\
\hline & \multirow[t]{2}{*}{imm8 \((\neq 3)\)} & \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{50} & 50 & \multirow[t]{2}{*}{50} & 50 & 24 \\
\hline & & & & Even & & 38 & & 38 & 18 \\
\hline \multirow[t]{2}{*}{BRKEM} & \multirow[t]{2}{*}{imm8} & \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{50} & 50 & \multirow[t]{2}{*}{50} & 50 & - \\
\hline & & & & Even & & 38 & & 38 & - \\
\hline \multirow[t]{3}{*}{BRKV} & \multirow[t]{2}{*}{None (when V = 1)} & \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{52} & 52 & \multirow[t]{2}{*}{52} & 52 & 26 \\
\hline & & & & Even & & 40 & & 40 & 20 \\
\hline & None (when V = 0) & 5 & & - & 3 & 3 & 3 & 3 & 3 \\
\hline BRKXA & imm8 & 2 & & - & - & - & - & - & 12 \\
\hline BUSLOCK & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline \multirow[t]{2}{*}{BV} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(\mathrm{V}=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{V}=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{2}{*}{BZ} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & \multicolumn{2}{|r|}{When \(Z=1\)} & 14 & 14 & 14 & 14 & 6 \\
\hline & & & \multicolumn{2}{|r|}{When \(\mathrm{Z}=0\)} & 4 & 4 & 4 & 4 & 3 \\
\hline \multirow[t]{10}{*}{CALL} & \multirow[t]{2}{*}{near-proc} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{20} & 20 & \multirow[t]{2}{*}{20} & 20 & 9 \\
\hline & & & & Even & & 16 & & 16 & 7 \\
\hline & \multirow[t]{2}{*}{regptr16} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{18} & 18 & \multirow[t]{2}{*}{18} & 18 & 9 \\
\hline & & & & Even & & 14 & & 14 & 7 \\
\hline & \multirow[t]{2}{*}{memptr16} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{31} & 31 & \multirow[t]{2}{*}{31} & 31 & 15 \\
\hline & & & & Even & & 23 & & 23 & 11 \\
\hline & \multirow[t]{2}{*}{far-proc} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{29} & 29 & \multirow[t]{2}{*}{29} & 29 & 13 \\
\hline & & & & Even & & 21 & & 21 & 9 \\
\hline & \multirow[t]{2}{*}{memptr32} & \multirow[t]{2}{*}{4} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{47} & 47 & \multirow[t]{2}{*}{47} & 47 & 23 \\
\hline & & & & Even & & 31 & & 31 & 15 \\
\hline \multirow[t]{2}{*}{CALLN} & \multirow[t]{2}{*}{imm8} & \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{58} & 58 & \multirow[t]{2}{*}{58} & 58 & - \\
\hline & & & & Even & & 38 & & 38 & - \\
\hline \multirow[t]{4}{*}{CHKIND} & \multirow[t]{2}{*}{\begin{tabular}{l}
reg16, mem32 \({ }^{\text {Note }}\) \\
(when interrupt condition is satisfied)
\end{tabular}} & \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{73-76} & 73-76 & \multirow[t]{2}{*}{72-75} & 72-75 & 30-32 \\
\hline & & & & Even & & 53-56 & & 52-55 & 24-26 \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
reg16, mem32 \\
(when interrupt condition is not satisfied)
\end{tabular}} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{26} & 26 & \multirow[t]{2}{*}{25} & 25 & 14 \\
\hline & & & & Even & & 18 & & 17 & 12 \\
\hline \multirow[t]{12}{*}{CLR1} & reg8, CL & 0 & & - & 5 & 5 & 5 & 5 & 4 \\
\hline & mem8, CL & 0 & & - & 14 & 14 & 11 & 11 & 9 \\
\hline & reg16, CL & 0 & & - & 5 & 5 & 5 & 5 & 4 \\
\hline & \multirow[t]{2}{*}{mem16, CL} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{22} & 22 & \multirow[t]{2}{*}{19} & 19 & 13 \\
\hline & & & & Even & & 14 & & 11 & 9 \\
\hline & reg8, imm3 & 0 & & - & 6 & 6 & 6 & 6 & 4 \\
\hline & mem8, imm3 & 0 & & - & 15 & 15 & 12 & 12 & 9 \\
\hline & reg16, imm4 & 0 & & - & 6 & 6 & 6 & 6 & 4 \\
\hline & \multirow[t]{2}{*}{mem16, imm4} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{23} & 23 & \multirow[t]{2}{*}{20} & 20 & 13 \\
\hline & & & & Even & & 15 & & 12 & 9 \\
\hline & CY & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & DIR & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline
\end{tabular}

Note The number of clocks differs depending on the timing at which the interrupt is accepted.

Table 2-8. Number of Instruction Execution Clocks (4/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40, V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{12}{*}{CMP} & reg, reg' & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & \multirow[t]{3}{*}{mem, reg} & \multirow[t]{3}{*}{1} & 0 & - & 11 & 11 & 10 & 10 & 6 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{14} & 14 & 8 \\
\hline & & & & Even & & 11 & & 10 & 6 \\
\hline & \multirow[t]{3}{*}{reg, mem} & \multirow[t]{3}{*}{1} & 0 & - & 11 & 11 & 10 & 10 & 6 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{14} & 14 & 8 \\
\hline & & & & Even & & 11 & & 10 & 6 \\
\hline & reg, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline & \multirow[t]{3}{*}{mem, imm} & \multirow[t]{3}{*}{1} & 0 & - & 13 & 13 & 12 & 12 & 6 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{17} & 17 & \multirow[t]{2}{*}{16} & 16 & 8 \\
\hline & & & & Even & & 13 & & 12 & 6 \\
\hline & acc, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline \multirow[t]{2}{*}{CMP4S \({ }^{\text {Note }} 1\)} & \begin{tabular}{l}
[DS1-spec :] dst-string, \\
[Seg-spec : ] src-string
\end{tabular} & 0 & & - & \(19 \times m+7\) & \(19 \times m+7\) & \(19 \times m+7\) & \(19 \times m+7\) & \(14 \times m+2\) \\
\hline & None & 0 & & - & \(19 \times m+7\) & \(19 \times m+7\) & \(19 \times m+7\) & \(19 \times m+7\) & \(14 \times m+2\) \\
\hline \multirow[t]{4}{*}{CMPBK \({ }^{\text {Note }} 2\)} & \multirow[t]{4}{*}{[Sg-spec : ] src-block, [DS1-spec : ] dst-block} & \multirow[t]{4}{*}{\begin{tabular}{l}
\(2 \times\) rep \\
(2)
\end{tabular}} & 0 & - & \(7+14 \times\) rep(13) & \(7+14 \times \mathrm{rep}(13)\) & \(7+14 \times \mathrm{rep}(13)\) & \(7+14 \times \mathrm{rep}(13)\) & \(12 \times \mathrm{rep}-1(11)\) \\
\hline & & & \multirow[t]{3}{*}{1} & Odd, odd & \multirow[t]{3}{*}{\(7+22 \times \mathrm{rep}(21)\)} & \(7+22 \times \mathrm{rep}(21)\) & \multirow[t]{3}{*}{\(7+22 \times \mathrm{rep}(21)\)} & \(7+22 \times \mathrm{rep}(21)\) & \(16 \times\) rep -1(15) \\
\hline & & & & Odd, even & & \(7+18 \times \mathrm{rep}(17)\) & & \(7+18 \times \mathrm{rep}(17)\) & \(14 \times\) rep - 1(13) \\
\hline & & & & Even, even & & \(7+14 \times \mathrm{rep}(13)\) & & \(7+14 \times \mathrm{rep}(13)\) & \(12 \times \mathrm{rep}-1(11)\) \\
\hline CMPBKB \({ }^{\text {Note } 2}\) & None & \(2 \times\) rep (2) & 0 & - & \(7+14 \times \mathrm{rep}(13)\) & \(7+14 \times \mathrm{rep}(13)\) & \(7+14 \times \mathrm{rep}(13)\) & \(7+14 \times \mathrm{rep}(13)\) & \(12 \times\) rep - 1(11) \\
\hline \multirow[t]{3}{*}{CMPBKW \({ }^{\text {Note }} 2\)} & \multirow[t]{3}{*}{None} & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
2 \times \text { rep }
\] \\
(2)
\end{tabular}} & \multirow[t]{3}{*}{1} & Odd, odd & \multirow[t]{3}{*}{\(7+22 \times \mathrm{rep}(21)\)} & \(7+22 \times \mathrm{rep}(21)\) & \multirow[t]{3}{*}{\(7+22 \times \mathrm{rep}(21)\)} & \(7+22 \times \mathrm{rep}(21)\) & \(16 \times\) rep -1(15) \\
\hline & & & & Odd, even & & \(7+18 \times \mathrm{rep}(17)\) & & \(7+18 \times \mathrm{rep}(17)\) & \(14 \times\) rep - 1(13) \\
\hline & & & & Even, even & & \(7+14 \times \mathrm{rep}(13)\) & & \(7+14 \times \mathrm{rep}(13)\) & \(12 \times\) rep - 1(11) \\
\hline \multirow[t]{3}{*}{CMPM \({ }^{\text {Note } 2}\)} & \multirow[t]{3}{*}{[DS1-spec : ] dst-block} & \multirow[t]{3}{*}{\begin{tabular}{l}
\(1 \times\) rep \\
(1)
\end{tabular}} & 0 & - & \(7+10 \times \mathrm{rep}(7)\) & \(7+10 \times \mathrm{rep}(7)\) & \(7+10 \times \operatorname{rep}(7)\) & \(7+10 \times \operatorname{rep}(7)\) & \(10 \times \mathrm{rep}-1(9)\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(7+14 \times \mathrm{rep}(11)\)} & \(7+14 \times \mathrm{rep}(11)\) & \multirow[t]{2}{*}{\(7+14 \times \operatorname{rep}(11)\)} & \(7+14 \times \mathrm{rep}(11)\) & \(12 \times \mathrm{rep}-1(11)\) \\
\hline & & & & Even & & \(7+10 \times \mathrm{rep}(7)\) & & \(7+10 \times \operatorname{rep}(7)\) & \(10 \times \mathrm{rep}-1(9)\) \\
\hline CMPMB \({ }^{\text {Note } 2}\) & None & \(1 \times \mathrm{rep}\) & 0 & - & \(7+10 \times \mathrm{rep}(7)\) & \(7+10 \times \mathrm{rep}(7)\) & \(7+10 \times \operatorname{rep}(7)\) & \(7+10 \times \operatorname{rep}(7)\) & \(10 \times \mathrm{rep}-1(9)\) \\
\hline \multirow[t]{2}{*}{CMPMW \({ }^{\text {Note } 2}\)} & \multirow[t]{2}{*}{None} & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
1 \times \text { rep }
\] \\
(1)
\end{tabular}} & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(7+14 \times \mathrm{rep}(11)\)} & \(7+14 \times \mathrm{rep}(11)\) & \multirow[t]{2}{*}{\(7+14 \times \mathrm{rep}(11)\)} & \(7+14 \times \mathrm{rep}(11)\) & \(12 \times \mathrm{rep}-1(11)\) \\
\hline & & & & Even & & \(7+10 \times \mathrm{rep}(7)\) & & \(7+10 \times \operatorname{rep}(7)\) & \(10 \times \mathrm{rep}-1(9)\) \\
\hline CVTBD & None & 0 & & - & 15 & 15 & 15 & 15 & 12 \\
\hline CVTBW & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline CVTDB & None & 0 & & - & 7 & 7 & 7 & 7 & 8 \\
\hline CVTWL \({ }^{\text {Note } 3}\) & None & 0 & & - & 4, 5 & 4, 5 & 4, 5 & 4, 5 & 2 \\
\hline \multirow[t]{2}{*}{DBNZ} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & Whe & CW \(=0\) & 13 & 13 & 13 & 13 & 6 \\
\hline & & & Whe & CW \(=0\) & 5 & 5 & 5 & 5 & 3 \\
\hline \multirow[t]{2}{*}{DBNZE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & & \[
\begin{aligned}
& \mathrm{n} C W \neq 0 \\
& Z=1
\end{aligned}
\] & 14 & 14 & 14 & 14 & 6 \\
\hline & & & Othe & \(r\) than above & 5 & 5 & 5 & 5 & 3 \\
\hline \multirow[t]{2}{*}{DBNZNE} & \multirow[t]{2}{*}{short-label} & \multirow[t]{2}{*}{0} & & \[
\begin{aligned}
& \mathrm{n} C W \neq 0 \\
& Z=0
\end{aligned}
\] & 14 & 14 & 14 & 14 & 6 \\
\hline & & & Othe & \(r\) than above & 5 & 5 & 5 & 5 & 3 \\
\hline
\end{tabular}

Notes 1. m: Number of BCD digits \(\times 1 / 2\)
2. ( ): Applicable to processing that is performed only once
3. The number of clocks differs depending on the value of data (except the V33A and V53A).

Table 2-8. Number of Instruction Execution Clocks (5/15)


Notes 1. The number of clocks differs depending on the value of data (except the V33A and V53A).
2. The number of clocks differs depending on the value of data.
3. The number of clocks of the \(\mathrm{V} 50, \mathrm{~V} 50 \mathrm{HL}\), and V 53 A is the same as the number of execution clocks of an odd address because the bus cycle is started two times when the internal DMAU is accessed in word units.

Table 2-8. Number of Instruction Execution Clocks (6/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40, V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{4}{*}{INM \({ }^{\text {Note }} 1\)} & \multirow[t]{4}{*}{[DS1-spec :] dst-block, DW} & \multirow[t]{4}{*}{\begin{tabular}{l}
\[
2 \times \text { rep }
\] \\
(2)
\end{tabular}} & 0 & - & \(9+8 \times\) rep (10) & \(9+8 \times\) rep (10) & \(9+8 \times\) rep (10) & \(9+8 \times \mathrm{rep}(10)\) & \multirow[t]{4}{*}{Note 3} \\
\hline & & & \multirow[t]{3}{*}{1} & Odd, odd & \multirow[t]{3}{*}{\(9+16 \times \mathrm{rep}(18)\)} & \(9+16 \times\) rep (18) 9 & \multirow[t]{3}{*}{\(9+16 \times \mathrm{rep}(18)\)} & \[
9+16 \times \text { rep (18) }
\] & \\
\hline & & & & Odd, even & & \(9+12 \times\) rep (14) & & \(9+12 \times \mathrm{rep}(14)\) & \\
\hline & & & & Even, even & & \(9+8 \times\) rep (10) & & \(9+8 \times \mathrm{rep}(10)\) & \\
\hline \multirow[t]{4}{*}{INS \({ }^{\text {Note } 2}\)} & \multirow[t]{2}{*}{reg8, reg8'} & \multirow[t]{2}{*}{2 or 4} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{35-133} & 35-133 & \multirow[t]{2}{*}{35-133} & 35-133 & 39-77 \\
\hline & & & & Even & & 31-117 & & 31-117 & 37-69 \\
\hline & \multirow[t]{2}{*}{reg8, imm4} & \multirow[t]{2}{*}{2 or 4} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{35-133} & 35-133 & \multirow[t]{2}{*}{35-133} & 35-133 & 39-77 \\
\hline & & & & Even & & 31-117 & & 31-117 & 37-69 \\
\hline LDEA & reg16, mem16 & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline \multirow[t]{3}{*}{LDM \({ }^{\text {Note }} 1\)} & \multirow[t]{3}{*}{[Seg-spec : ] src-block} & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
1 \times \text { rep }
\] \\
(1)
\end{tabular}} & 0 & - & \(7+9 \times \mathrm{rep}(7)\) & \(7+9 \times\) rep (7) & \(7+9 \times\) rep (7) & \(7+9 \times\) rep (7) & \(2+3 \times \mathrm{rep}(5)\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(7+13 \times \mathrm{rep}(11)\)} & \(7+13 \times\) rep (11) 7 & \multirow[t]{2}{*}{\(7+13 \times \operatorname{rep}(11)\)} & \(7+13 \times\) rep (11) & \(2+5 \times \mathrm{rep}(7)\) \\
\hline & & & & Even & & \(7+9 \times\) rep (7) & & \(7+9 \times\) rep (7) & \(2+3 \times\) rep (5) \\
\hline LDMB \(^{\text {Note } 1}\) & None & \(1 \times \mathrm{rep}(1)\) & 0 & - & \(7+9 \times \mathrm{rep}(7)\) & \(7+9 \times\) rep (7) & \(7+9 \times\) rep (7) & \(7+9 \times \mathrm{rep}(7)\) & \(2+3 \times \mathrm{rep}(5)\) \\
\hline \multirow[t]{2}{*}{LDMW \({ }^{\text {Note }} 1\)} & \multirow[t]{2}{*}{None} & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
1 \times \text { rep }
\] \\
(1)
\end{tabular}} & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(7+13 \times\) rep (11)} & \(7+13 \times\) rep (11) 7 & \multirow[t]{2}{*}{\(7+13 \times\) rep (11)} & \(7+13 \times\) rep (11) & \(2+5 \times \mathrm{rep}(7)\) \\
\hline & & & & Even & & \(7+9 \times\) rep (7) & & \(7+9 \times\) rep (7) & \(2+3 \times \mathrm{rep}(5)\) \\
\hline
\end{tabular}

Notes 1. ( ): Applicable to processing that is performed only once
2. The number of clocks differs depending on the value of data.
3. The number of clocks of the V33A and V53A is as follows:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{2}{|c|}{Clocks} \\
\hline & & & W & Address & V33A & V53A \\
\hline \multirow[t]{4}{*}{INM} & \multirow[t]{4}{*}{[DS1-spec : ] dst-block, DW} & \multirow[t]{4}{*}{\begin{tabular}{l}
\[
2 \times \text { rep }
\] \\
(2)
\end{tabular}} & 0 & - & \(4+8 \times \mathrm{rep}(12)\) & \(8 \times\) rep (8) \\
\hline & & & \multirow[t]{3}{*}{1} & Odd, odd & \(8+14 \times\) rep (14) & \(14 \times\) rep (14) \\
\hline & & & & Odd, even & \begin{tabular}{l}
If I/O address is odd:
\[
8+8 \times \text { rep }(20)
\] \\
If memory address is odd:
\[
4+10 \times \text { rep }(14)
\]
\end{tabular} & \begin{tabular}{l}
If I/O address is odd:
\[
12 \times \text { rep (12) }
\] \\
If memory address is odd:
\[
10 \times \text { rep (10) }
\]
\end{tabular} \\
\hline & & & & Even, even & \(4+8 \times\) rep (12) & \(8 \times\) rep (8) \\
\hline
\end{tabular}

Table 2-8. Number of Instruction Execution Clocks (7/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow[t]{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40,V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{29}{*}{MOV} & reg, reg' & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & \multirow[t]{3}{*}{mem, reg} & \multirow[t]{3}{*}{1} & 0 & - & 9 & 9 & 7 & 7 & 3 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{13} & 13 & \multirow[t]{2}{*}{11} & 11 & 5 \\
\hline & & & & Even & & 9 & & 7 & 3 \\
\hline & \multirow[t]{3}{*}{reg, mem} & \multirow[t]{3}{*}{1} & 0 & - & 11 & 11 & 10 & 10 & 5 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{14} & 14 & 7 \\
\hline & & & & Even & & 11 & & 10 & 5 \\
\hline & \multirow[t]{3}{*}{mem, imm} & \multirow[t]{3}{*}{1} & 0 & - & 11 & 11 & 9 & 9 & 3 \\
\hline & & & \multirow[t]{2}{*}{\[
1
\]} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{13} & 13 & 5 \\
\hline & & & & Even & & 11 & & 9 & 3 \\
\hline & reg, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline & \multirow[t]{3}{*}{acc, dmem} & \multirow[t]{3}{*}{1} & 0 & - & 10 & 10 & 10 & 10 & 5 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{14} & 14 & \multirow[t]{2}{*}{14} & 14 & 7 \\
\hline & & & & Even & & 10 & & 10 & 5 \\
\hline & \multirow[t]{3}{*}{dmem, acc} & \multirow[t]{3}{*}{1} & 0 & - & 9 & 9 & 9 & 9 & 3 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{13} & 13 & \multirow[t]{2}{*}{13} & 13 & 5 \\
\hline & & & & Even & & 9 & & 9 & 3 \\
\hline & sreg, reg16 & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & \multirow[t]{2}{*}{sreg, mem16} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{14} & 14 & 7 \\
\hline & & & & Even & & 11 & & 10 & 5 \\
\hline & reg16, sreg & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & \multirow[t]{2}{*}{mem16, sreg} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{14} & 14 & \multirow[t]{2}{*}{12} & 12 & 5 \\
\hline & & & & Even & & 10 & & 8 & 3 \\
\hline & \multirow[t]{2}{*}{DS0, reg16, mem32} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{26} & 26 & \multirow[t]{2}{*}{25} & 25 & 14 \\
\hline & & & & Even & & 18 & & 17 & 10 \\
\hline & \multirow[t]{2}{*}{DS1, reg16, mem32} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{26} & 26 & \multirow[t]{2}{*}{25} & 25 & 14 \\
\hline & & & & Even & & 18 & & 17 & 10 \\
\hline & AH, PSW & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & PSW, AH & 0 & & - & 3 & 3 & 3 & 3 & 2 \\
\hline \multirow[t]{4}{*}{MOVBK \({ }^{\text {Note }}\)} & \multirow[t]{4}{*}{\begin{tabular}{l}
[DS1-spec : ] dst-block, \\
[Seg-spec :] src-block
\end{tabular}} & \multirow[t]{4}{*}{\begin{tabular}{l}
\[
2 \times \text { rep }
\] \\
(2)
\end{tabular}} & 0 & - & \(11+8 \times\) rep (11) & \(11+8 \times \mathrm{rep}(11)\) & \(9+8 \times\) rep (9) & \(9+8 \times\) rep (9) & \(6 \times \mathrm{rep}(6)\) \\
\hline & & & \multirow[t]{3}{*}{1} & Odd, odd & \multirow[t]{3}{*}{\(11+16 \times\) rep (19)} & \(11+16 \times \mathrm{rep}(19)\) & \multirow[t]{3}{*}{\[
9+16 \times \text { rep (17) }
\]} & \(9+16 \times\) rep (17) & \(10 \times\) rep (10) \\
\hline & & & & Odd, even & & \(11+12 \times \mathrm{rep}(15)\) & & \(9+12 \times \mathrm{rep}(13)\) & \(8 \times\) rep (8) \\
\hline & & & & Even, even & & \(11+8 \times\) rep (11) & & \(9+8 \times \mathrm{rep}(9)\) & \(6 \times\) rep (6) \\
\hline MOVBKB \({ }^{\text {Note }}\) & None & \(2 \times\) rep (2) & 0 & - & \(11+8 \times \operatorname{rep}(11)\) & \(11+8 \times \mathrm{rep}(11)\) & \(9+8 \times \mathrm{rep}(9)\) & \(9+8 \times\) rep (9) & \(6 \times \mathrm{rep}(6)\) \\
\hline \multirow[t]{3}{*}{MOVBKW \({ }^{\text {Note }}\)} & \multirow[t]{3}{*}{None} & \multirow[t]{3}{*}{\begin{tabular}{l}
\(2 \times\) rep \\
(2)
\end{tabular}} & \multirow[t]{3}{*}{1} & Odd, odd & \multirow[t]{3}{*}{\[
11+16 \times \text { rep (19) }
\]} & \(11+16 \times \mathrm{rep}(19)\) & \multirow[t]{3}{*}{\[
9+16 \times \text { rep (17) }
\]} & \(9+16 \times\) rep (17) & \(10 \times\) rep (10) \\
\hline & & & & Odd, even & & \(11+12 \times \mathrm{rep}(15)\) & & \(9+12 \times \mathrm{rep}(13)\) & \(8 \times\) rep (8) \\
\hline & & & & Even, even & & \(11+8 \times\) rep (11) & & \(9+8 \times\) rep (9) & \(6 \times\) rep (6) \\
\hline
\end{tabular}

Note ( ): Applicable to processing that is performed only once.

Table 2-8. Number of Instruction Execution Clocks (8/15)
\(\star\)


Note The number of clocks differs depending on the value of data (except the V33A and V53A).

Table 2-8. Number of Instruction Execution Clocks (9/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40, V40HL & V50,V50HL & V33A,V53A \\
\hline \multirow[t]{12}{*}{OR} & reg, reg' & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & \multirow[t]{3}{*}{mem, reg} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & \multirow[t]{3}{*}{reg, mem} & \multirow[t]{3}{*}{1} & 0 & - & 11 & 11 & 10 & 10 & 6 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{14} & 14 & 8 \\
\hline & & & & Even & & 11 & & 10 & 6 \\
\hline & reg, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline & \multirow[t]{3}{*}{mem, imm} & \multirow[t]{3}{*}{2} & 0 & - & 18 & 18 & 15 & 15 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{26} & 26 & \multirow[t]{2}{*}{23} & 23 & 11 \\
\hline & & & & Even & & 18 & & 15 & 7 \\
\hline & acc, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline \multirow[t]{6}{*}{OUT} & \multirow[t]{3}{*}{imm8, acc} & \multirow[t]{3}{*}{1} & 0 & - & 8 & 8 & 8 & 8 & 3 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{12} & 12 & 5 \\
\hline & & & & Even \({ }^{\text {Note } 3}\) & & 8 & & 8 & 3 \\
\hline & \multirow[t]{3}{*}{DW, acc} & \multirow[t]{3}{*}{1} & 0 & - & 8 & 8 & 8 & 8 & 3 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{12} & 12 & 5 \\
\hline & & & & Even \({ }^{\text {Note } 3}\) & & 8 & & 8 & 3 \\
\hline \multirow[t]{4}{*}{OUTM \({ }^{\text {Note }} 1\)} & \multirow[t]{4}{*}{DW, [Seg-spec : ] src-block} & \multirow[t]{4}{*}{\begin{tabular}{l}
\[
2 \times \text { rep }
\] \\
(2)
\end{tabular}} & 0 & - & \(9+8 \times \mathrm{rep}(10)\) & \(9+8 \times \mathrm{rep}(10)\) & \(9+8 \times \mathrm{rep}(10)\) & \(9+8 \times \mathrm{rep}(10)\) & \multirow[t]{4}{*}{Note 4} \\
\hline & & & \multirow[t]{3}{*}{1} & Odd, odd & \multirow[t]{3}{*}{\(9+16 \times\) rep (18)} & \(9+16 \times \mathrm{rep}(18)\) & \multirow[t]{3}{*}{\(9+16 \times\) rep (18)} & \(9+16 \times \mathrm{rep}(18)\) & \\
\hline & & & & Odd, even & & \(9+12 \times\) rep (14) & & \(9+12 \times\) rep (14) & \\
\hline & & & & Even, even & & \(9+8 \times \mathrm{rep}(10)\) & & \(9+8 \times \mathrm{rep}(10)\) & \\
\hline POLL \({ }^{\text {Note }} 2\) & None & 0 & & - & \(2+5 \times\) poll & \(2+5 \times\) poll & \(2+5 \times\) poll & \(2+5 \times\) poll & \(2+2 \times\) cpbusy \\
\hline
\end{tabular}

Notes 1. ( ): Applicable to processing that is performed only once
2. poll: Number of times the \(\overline{\text { POLL }}\) pin is sampled, cpbusy: Number of times the \(\overline{\text { CPBUSY }}\) pin is sampled
3. The number of clocks of the V50, V50HL, and V53A is the same as the number of execution clocks of an odd address because the bus cycle is started two times when the internal DMAU is accessed in word units.
4. The number of clocks of the V33A and V53A is as follows:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{2}{|c|}{Clocks} \\
\hline & & & W & Address & V33A & V53A \\
\hline \multirow[t]{4}{*}{OUTM} & \multirow[t]{4}{*}{DW, [Seg-spec : ] src-block} & \multirow[t]{4}{*}{\begin{tabular}{l}
\[
2 \times \text { rep }
\] \\
(2)
\end{tabular}} & 0 & - & \(12 \times\) rep - 6 (6) & \(8 \times \mathrm{rep}-2(6)\) \\
\hline & & & 1 & Odd, odd & \(22 \times\) rep - 6 (16) & \(14 \times\) rep - 2 (12) \\
\hline & & & & Odd, even & \begin{tabular}{l}
If I/O address is odd:
\[
20 \times \text { rep }-6(10)
\] \\
If memory address is odd:
\[
14 \times \text { rep }-6(8)
\]
\end{tabular} & \begin{tabular}{l}
If I/O address is odd:
\[
12 \times \text { rep }-2(10)
\] \\
If memory address is odd:
\[
10 \times \text { rep }-2(8)
\]
\end{tabular} \\
\hline & & & & Even, even & \(12 \times\) rep -6 (6) & \(8 \times\) rep - 2 (6) \\
\hline
\end{tabular}

Table 2-8. Number of Instruction Execution Clocks (10/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40, V40HL & V50,V50HL & V33A,V53A \\
\hline \multirow[t]{10}{*}{POP} & \multirow[t]{2}{*}{mem16} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{25} & 25 & \multirow[t]{2}{*}{24} & 24 & 9 \\
\hline & & & & Even & & 17 & & 16 & 5 \\
\hline & \multirow[t]{2}{*}{reg16} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{12} & 12 & 7 \\
\hline & & & & Even & & 8 & & 8 & 5 \\
\hline & \multirow[t]{2}{*}{sreg} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{12} & 12 & 7 \\
\hline & & & & Even & & 8 & & 8 & 5 \\
\hline & \multirow[t]{2}{*}{PSW} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{12} & 12 & 7 \\
\hline & & & & Even & & 8 & & 8 & 5 \\
\hline & \multirow[t]{2}{*}{R} & \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{75} & 75 & \multirow[t]{2}{*}{75} & 75 & 38 \\
\hline & & & & Even & & 43 & & 43 & 22 \\
\hline \multirow[t]{4}{*}{PREPARE} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { imm16, imm8 } \\
& \text { (When imm8 = 0) }
\end{aligned}
\]} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{16} & 16 & \multirow[t]{2}{*}{16} & 16 & \multirow[t]{2}{*}{15} \\
\hline & & & & Even & & 12 & & 12 & \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
imm16, imm8 \\
(When imm8 \(\geq 1\) )
\end{tabular}} & \multirow[t]{2}{*}{\(2 \times \mathrm{imm} 8\)} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{\(23+16\) (imm8-1)} & \(21+16\) (imm8-1) & \multirow[t]{2}{*}{\(21+16\) (imm8-1)} & \(21+16\) (imm8-1) & \(17+12\) (imm8-1) \\
\hline & & & & Even & & \(19+8\) (imm8-1) & & \(17+8\) (imm8-1) & \(15+8\) (imm8-1) \\
\hline PS: & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline \multirow[t]{14}{*}{PUSH} & \multirow[t]{2}{*}{mem16} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{26} & 26 & \multirow[t]{2}{*}{23} & 23 & 9 \\
\hline & & & & Even & & 18 & & 15 & 5 \\
\hline & \multirow[t]{2}{*}{reg16} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{10} & 10 & 5 \\
\hline & & & & Even & & 8 & & 6 & 3 \\
\hline & \multirow[t]{2}{*}{sreg} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{10} & 10 & 5 \\
\hline & & & & Even & & 8 & & 6 & 3 \\
\hline & \multirow[t]{2}{*}{PSW} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{10} & 10 & 5 \\
\hline & & & & Even & & 8 & & 6 & 3 \\
\hline & \multirow[t]{2}{*}{R} & \multirow[t]{2}{*}{8} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{67} & 67 & \multirow[t]{2}{*}{65} & 65 & 36 \\
\hline & & & & Even & & 35 & & 33 & 20 \\
\hline & \multirow[t]{2}{*}{imm8} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{11} & 11 & \multirow[t]{2}{*}{9} & 9 & 5 \\
\hline & & & & Even & & 7 & & 5 & 3 \\
\hline & \multirow[t]{2}{*}{imm16} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{10} & 10 & 5 \\
\hline & & & & Even & & 8 & & 6 & 3 \\
\hline REP & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline REPC & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline REPE & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline REPNC & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline REPNE & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline REPNZ & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline REPZ & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline \multirow[t]{8}{*}{RET} & \multirow[t]{2}{*}{None (call in segment)} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{19} & 19 & \multirow[t]{2}{*}{19} & 19 & 12 \\
\hline & & & & Even & & 15 & & 15 & 10 \\
\hline & \multirow[t]{2}{*}{None
(call outside segment)} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{29} & 29 & \multirow[t]{2}{*}{29} & 29 & 16 \\
\hline & & & & Even & & 21 & & 21 & 12 \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
pop-value \\
(call in segment)
\end{tabular}} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{24} & 24 & 12 \\
\hline & & & & Even & & 20 & & 20 & 10 \\
\hline & \multirow[t]{2}{*}{pop-value
(call outside segment)} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{32} & 32 & \multirow[t]{2}{*}{32} & 32 & 16 \\
\hline & & & & Even & & 24 & & 24 & 12 \\
\hline \multirow[t]{2}{*}{RETEM} & \multirow[t]{2}{*}{None} & \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{39} & 39 & \multirow[t]{2}{*}{39} & 39 & - \\
\hline & & & & Even & & 27 & & 27 & - \\
\hline
\end{tabular}

Table 2-8. Number of Instruction Execution Clocks (11/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40,V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{2}{*}{RETI} & \multirow[t]{2}{*}{None} & \multirow[t]{2}{*}{3} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{39} & 39 & \multirow[t]{2}{*}{39} & 39 & 19 \\
\hline & & & & Even & & 27 & & 27 & 13 \\
\hline RETXA & imm8 & 2 & & - & - & - & - & - & 12 \\
\hline \multirow[t]{12}{*}{ROL \({ }^{\text {Note }}\)} & reg, 1 & 0 & & - & 6 & 6 & 6 & 6 & 2 \\
\hline & \multirow[t]{3}{*}{mem, 1} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, CL} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{\[
1
\]} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & reg, imm8 & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+\mathrm{n}\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, imm8} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+n\) & \(6+n\) \\
\hline \multirow[t]{2}{*}{ROL4} & reg8 & 0 & & - & 13 & 13 & 13 & 13 & 9 \\
\hline & mem8 & 0 & & - & 28 & 28 & 25 & 25 & 15 \\
\hline \multirow[t]{12}{*}{ROLC \({ }^{\text {Note }}\)} & reg, 1 & 0 & & - & 6 & 6 & 6 & 6 & 2 \\
\hline & \multirow[t]{3}{*}{mem, 1} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, CL} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & & 0 & \multicolumn{2}{|r|}{-} & \(7+n\) & \(7+n\) & \(7+n\) & \(7+\mathrm{n}\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, imm8} & \multirow[t]{3}{*}{2} & 0 & - & \[
27+n
\] & \(19+n\) & \[
24+n
\] & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\[
27+n
\]} & \(27+n\) & \multirow[t]{2}{*}{\[
24+n
\]} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+n\) & \(6+\mathrm{n}\) \\
\hline \multirow[t]{12}{*}{ROR \({ }^{\text {Note }}\)} & reg, 1 & 0 & \multicolumn{2}{|r|}{-} & 6 & 6 & 6 & 6 & 2 \\
\hline & \multirow[t]{3}{*}{mem, 1} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, CL} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+n\) & \(6+n\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+n\) & \(6+n\) \\
\hline & reg, imm8 & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, imm8} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+\mathrm{n}\) & \(16+\mathrm{n}\) & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(19+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline \multirow[t]{2}{*}{ROR4} & reg8 & 0 & & - & 17 & 17 & 17 & 17 & 13 \\
\hline & mem8 & 0 & & - & 32 & 32 & 29 & 29 & 19 \\
\hline
\end{tabular}

Note n : Number of times of shift

Table 2-8. Number of Instruction Execution Clocks (12/15)
*
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40,V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{12}{*}{RORC \({ }^{\text {Note }}\)} & reg, 1 & 0 & \multicolumn{2}{|r|}{-} & 6 & 6 & 6 & 6 & 2 \\
\hline & \multirow[t]{3}{*}{mem, 1} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & \multicolumn{2}{|r|}{-} & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+n\) \\
\hline & \multirow[t]{3}{*}{mem, CL} & \multirow[t]{3}{*}{2} & 0
1 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & reg, imm8 & 0 & \multicolumn{2}{|r|}{-} & \(7+n\) & \(7+n\) & \(7+n\) & \(7+\mathrm{n}\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, imm8} & \multirow[t]{3}{*}{2} & \multirow{3}{*}{1} & - & \(19+n\) & \(19+\mathrm{n}\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & & Odd & \multirow[t]{2}{*}{} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+\mathrm{n}\) & \(10+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline \multirow[t]{12}{*}{SET1} & reg8, CL & 0 & \multicolumn{2}{|r|}{-} & 4 & 4 & 4 & 4 & 4 \\
\hline & mem8, CL & 0 & \multicolumn{2}{|r|}{-} & 13 & 13 & 10 & 10 & 9 \\
\hline & reg16, CL & 0 & \multicolumn{2}{|r|}{-} & 4 & 4 & 4 & 4 & 4 \\
\hline & \multirow[t]{2}{*}{mem16, CL} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & Odd & \multirow[t]{2}{*}{21} & 21 & \multirow[t]{2}{*}{18} & 18 & 13 \\
\hline & & & & Even & & 13 & & 10 & 9 \\
\hline & reg8, imm3 & 0 & \multicolumn{2}{|r|}{-} & 5 & 5 & 5 & 5 & 4 \\
\hline & mem8, imm3 & 0 & \multicolumn{2}{|r|}{-} & 14 & 14 & 11 & 11 & 9 \\
\hline & reg16, imm4 & 0 & \multicolumn{2}{|r|}{-} & 5 & 5 & 5 & 5 & 4 \\
\hline & \multirow[t]{2}{*}{mem16, imm4} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{\begin{tabular}{l}
Odd \\
Even
\end{tabular}} & \multirow[t]{2}{*}{22} & 22 & \multirow[t]{2}{*}{19} & 19 & 13 \\
\hline & & & & & & 14 & & 11 & 9 \\
\hline & CY & 0 & \multicolumn{2}{|r|}{-} & 2 & 2 & 2 & 2 & 2 \\
\hline & DIR & 0 & \multicolumn{2}{|r|}{-} & 2 & 2 & 2 & 2 & 2 \\
\hline \multirow[t]{12}{*}{SHL \({ }^{\text {Note }}\)} & reg, 1 & 0 & \multicolumn{2}{|r|}{-} & 6 & 6 & 6 & 6 & 2 \\
\hline & \multirow[t]{3}{*}{mem, 1} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & \multicolumn{2}{|r|}{-} & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, CL} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+n\) & \(16+n\) & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+n\) & \(6+\mathrm{n}\) \\
\hline & reg, imm8 & 0 & \multicolumn{2}{|r|}{-} & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & \multirow[t]{3}{*}{mem, imm8} & \multirow[t]{3}{*}{2} & 0 & - & \(19+n\) & \(19+\mathrm{n}\) & \(16+n\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{\(27+n\)} & \(27+n\) & \multirow[t]{2}{*}{\(24+n\)} & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+n\) & \(6+\mathrm{n}\) \\
\hline
\end{tabular}

Note n : Number of times of shift

Table 2-8. Number of Instruction Execution Clocks (13/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40, V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{12}{*}{SHR \({ }^{\text {Note } 1}\)} & reg, 1 & 0 & \multicolumn{2}{|r|}{-} & 6 & 6 & 6 & 6 & 2 \\
\hline & \multirow[t]{3}{*}{mem, 1} & \multirow[t]{3}{*}{2} & 0 & - & & 16 & & & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+n\) \\
\hline & mem, CL & 2 & 0 & - & \(19+n\) & \(19+n\) & \(16+n\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & 1 & Odd & \(27+n\) & \(27+n\) & \(24+n\) & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+n\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & reg, imm8 & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+n\) \\
\hline & mem, imm8 & 2 & 0 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & 1 & Odd & \(27+n\) & \(27+n\) & \(24+n\) & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline SHRA \({ }^{\text {Note } 1}\) & reg, 1 & 0 & & - & 6 & 6 & 6 & 6 & 2 \\
\hline & mem, 1 & 2 & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & 1 & Odd & 24 & 24 & 21 & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, CL & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+\mathrm{n}\) \\
\hline & mem, CL & 2 & 0 & - & \(19+n\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & 1 & Odd & \(27+n\) & \(27+n\) & \(24+n\) & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & reg, imm8 & 0 & & - & \(7+n\) & \(7+n\) & \(7+n\) & \(7+n\) & \(2+n\) \\
\hline & mem, imm8 & 2 & 0 & - & \(19+\mathrm{n}\) & \(19+n\) & \(16+\mathrm{n}\) & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline & & & 1 & Odd & \(27+n\) & \(27+n\) & \(24+n\) & \(24+n\) & \(10+n\) \\
\hline & & & & Even & & \(19+\mathrm{n}\) & & \(16+\mathrm{n}\) & \(6+\mathrm{n}\) \\
\hline SS: & None & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline STM \({ }^{\text {Note } 2}\) & [DS1-spec : ] dst-block & \[
1 \times \text { rep }
\] & 0 & - & \(7+4 \times \operatorname{rep}(7)\) & \(7+4 \times \mathrm{rep}(7)\) & \(5+4 \times \mathrm{rep}(5)\) & \(5+4 \times \mathrm{rep}(5)\) & \(3 \times\) rep (3) \\
\hline & & (1) & 1 & Odd & \(7+8 \times \mathrm{rep}(11)\) & \(7+8 \times \mathrm{rep}(11)\) & \(5+8 \times \mathrm{rep}(9)\) & \(5+8 \times \mathrm{rep}(9)\) & \(5 \times \mathrm{rep}(5)\) \\
\hline & & & & Even & & \(7+4 \times \mathrm{rep}(7)\) & & \(5+4 \times\) rep (5) & \(3 \times\) rep (3) \\
\hline STMB \({ }^{\text {Note } 2}\) & None & \(1 \times\) rep (2) & 0 & - & \(7+4 \times \operatorname{rep}(7)\) & \(7+4 \times\) rep (7) & \(5+4 \times \mathrm{rep}(5)\) & \(5+4 \times \mathrm{rep}(5)\) & \(3 \times\) rep (3) \\
\hline STMW \({ }^{\text {Note } 2}\) & None & \[
1 \times \text { rep }
\] & 1 & Odd & \(7+8 \times\) rep (11) & \(7+8 \times \mathrm{rep}(11)\) & \(5+8 \times\) rep (9) & \(5+8 \times\) rep (9) & \(5 \times \mathrm{rep}(5)\) \\
\hline & & & & Even & & \(7+4 \times \mathrm{rep}(7)\) & & \(5+4 \times\) rep (5) & \(3 \times\) rep (3) \\
\hline SUB & reg, reg' & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & mem, reg & 2 & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & 1 & Odd & 24 & 24 & 21 & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & reg, mem & 1 & 0 & - & 11 & 11 & 10 & 10 & 6 \\
\hline & & & 1 & Odd & 15 & 15 & 14 & 14 & 8 \\
\hline & & & & Even & & 11 & & 10 & 6 \\
\hline & reg, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline & mem, imm & 2 & 0 & - & 18 & 18 & 15 & 15 & 7 \\
\hline & & & 1 & Odd & 26 & 26 & 23 & 23 & 11 \\
\hline & & & & Even & & 18 & & 15 & 7 \\
\hline & acc, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline
\end{tabular}

Notes 1. n : Number of times of shift
2. ( ): Applicable to processing that is performed only once

Table 2-8. Number of Instruction Execution Clocks (14/15)
\(\star\)


Note m: Number of BCD digits \(\times 1 / 2\)

Table 2-8. Number of Instruction Execution Clocks (15/15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Mnemonic} & \multirow{2}{*}{Operand} & \multirow[t]{2}{*}{Word Transfers} & \multicolumn{2}{|r|}{Condition} & \multicolumn{5}{|c|}{Clocks} \\
\hline & & & W & Address & V20,V20HL & V30,V30HL & V40,V40HL & V50,V50HL & V33A, V53A \\
\hline \multirow[t]{9}{*}{XCH} & reg, reg' & 0 & & - & 3 & 3 & 3 & 3 & 3 \\
\hline & \multirow[t]{3}{*}{mem, reg} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 8 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 12 \\
\hline & & & & Even & & 16 & & 13 & 8 \\
\hline & \multirow[t]{3}{*}{reg, mem} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 8 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 12 \\
\hline & & & & Even & & 16 & & 13 & 8 \\
\hline & AW, reg16 & 0 & \multicolumn{2}{|r|}{-} & 3 & 3 & 3 & 3 & 3 \\
\hline & reg16, AW & 0 & \multicolumn{2}{|r|}{-} & 3 & 3 & 3 & 3 & 3 \\
\hline \multirow[t]{12}{*}{XOR} & reg, reg' & 0 & & - & 2 & 2 & 2 & 2 & 2 \\
\hline & \multirow[t]{3}{*}{mem, reg} & \multirow[t]{3}{*}{2} & 0 & - & 16 & 16 & 13 & 13 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{24} & 24 & \multirow[t]{2}{*}{21} & 21 & 11 \\
\hline & & & & Even & & 16 & & 13 & 7 \\
\hline & \multirow[t]{3}{*}{reg, mem} & \multirow[t]{3}{*}{1} & 0 & - & 11 & 11 & 10 & 10 & 6 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{15} & 15 & \multirow[t]{2}{*}{14} & 14 & 8 \\
\hline & & & & Even & & 11 & & 10 & 6 \\
\hline & reg, imm & 0 & \multicolumn{2}{|r|}{-} & 4 & 4 & 4 & 4 & 2 \\
\hline & \multirow[t]{3}{*}{mem, imm} & \multirow[t]{3}{*}{2} & 0 & - & 18 & 18 & 15 & 15 & 7 \\
\hline & & & \multirow[t]{2}{*}{1} & Odd & \multirow[t]{2}{*}{26} & 26 & \multirow[t]{2}{*}{23} & 23 & 11 \\
\hline & & & & Even & & 18 & & 15 & 7 \\
\hline & acc, imm & 0 & & - & 4 & 4 & 4 & 4 & 2 \\
\hline
\end{tabular}

\section*{APPENDIX A REGISTER CONFIGURATION}

\section*{A. 1 General-Purpose Registers (AW, BW, CW, DW)}

Four 16-bit general-purpose registers are provided. These registers can be used not only as 16 -bit registers but also as 8 - bit registers ( \(\mathrm{AH}, \mathrm{AL}, \mathrm{BH}, \mathrm{BL}, \mathrm{CH}, \mathrm{CL}, \mathrm{DH}\), and DL ) with each register divided into the high-order and loworder 8 bits.

Therefore, these registers are used as 8 - or 16-bit registers with a variety of instructions such as transfer, arithmetic operation, and logical operation instructions. Also each register is used as a default register to process specific instructions as follows:

AW : Word multiplication/division, word input/output, data exchange
AL : Byte multiplication/division, byte input/output, BCD rotate, data exchange
AH : Byte multiplication/division
BW : Data exchange (table reference)
CW : Loop control branch, repeat prefix
CL : Shift instructions, rotate instructions, BCD operation
DW : Word multiplication/division, indirect addressing input/output

\section*{A. 2 Segment Registers (PS, SS, DS0, DS1)}

The 16-bit V series divides the memory space into 64K-byte logical segments and can manage four segments at the same time (segment method). The first address of each segment is specified by the following segment registers:
- Program segment register (PS): Specifies base address of segment storing instructions
- Stack segment register (SS) : Specifies base address of segment performing stack operations
- Data segment 0 register (DSO) : Specifies base address of segment storing data
- Data segment 1 register (DS1) : Specifies base address of segment used by data transfer instruction as transfer destination of data

\section*{A. 3 Pointers (SP, BP)}

A pointer consists of two 16-bit registers (stack pointer (SP) and base pointer (BP)). Each register is used as a pointer that specifies a memory address and can also be referenced in instruction. When memory data is referenced, however, it is used as an index register.

SP indicates the address in the stack segment that stores the latest data, and is used as a default register when the stack is manipulated.
\(B P\) is used to restore data saved to the stack.

\section*{A. 4 Program Counter (PC)}

PC is a 16-bit binary counter that holds the offset information of the program memory address to be executed by the execution unit (EXU).

The value of PC is automatically incremented (+1) each time the microprogram fetches an instruction byte from the instruction queue.

When the branch, call, return, or break instruction is executed, a new location is loaded to PC. At this time, the value of PC is the same as that of the prefetch pointer (PFP).

\section*{A. 5 Program Status Word (PSW)}

PSW consists of six status flags and four control flags.

Status flags
- Overflow flag (V)
- Sign flag (S)
- Zero flag (Z)
- Auxiliary carry flag (AC)
- Parity flag (P)
- Carry flag (CY)

Control flags
- Mode flag (MD) Note
- Direction flag (DIR)
- Interrupt enable flag (IE)
- Break flag (BRK)

Note Except the V33A and V53A

The status flag is automatically set to 1 or reset to 0 according to the result (data value) of executing an instruction. The CY flag is directly set, reset, or inverted by an instruction.

The control flag is set or reset by an instruction to control the operation of the CPU.
The IE and BRK flags are reset when interrupt service is started.
Only the MD flag is set to 1 by RESET input, and all the other flags are reset to 0 .
PSW is manipulated in byte or word units by the following processing. If it is manipulated in byte units, only the low-order 8 bits (including the status flags except the V flag) are manipulated.

Figure A-1. PSW Configuration
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \[
\begin{aligned}
& M^{\text {Note }} \\
& D
\end{aligned}
\] & 1 & 1 & 1 & V & \[
\begin{aligned}
& \mathrm{D} \\
& 1 \\
& \mathrm{R}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{E}
\end{aligned}
\] & B & S & Z & 0 & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & 0 & P & 1 & C
Y \\
\hline
\end{tabular}

Note The V33A and V53A is not provided with the MD flag. Bit 15 of PSW is fixed to 1 .

Bits 0 through 7 can be stored to or restored from AH by the MOV instruction.
All the bits of PSW are saved to the stack when an interrupt occurs or when the call instruction is executed, and are restored from the stack by the return instruction (RETI or RETEM) Note. In addition, PSW can also be saved to or restored from the stack by the PUSH PSW or POP PSW instructionNote.

Note The MD flag may be in the write-enabled or write-disabled status. In the write-disabled status, the MD flag is not restored from the stack but retains the current status even if the RETI or POP PSW instruction is executed. The MD flag is set in the write-disabled status by the reset operation and RETEM instruction, and is enabled by the BRKEM instruction.

Each flag is placed in the following status when each instruction is executed.

\section*{(1) Carry flag (CY)}

\section*{(a) Binary addition/subtraction}

When a byte operation is executed, and if a carry or borrow occurs from bit 7 of the result of the operation, the CY flag is set; otherwise, it is reset.
If a carry or borrow occurs from bit 15 of the result of executing a word operation, the CY flag is set; otherwise, it is reset.
(b) Logical operation

The CY flag remains reset regardless of the result.
(c) Binary multiplication

If AH is 0 as a result of executing an unsigned byte operation, the CY flag is reset; otherwise it is set. If AH sign-extends AL as a result of executing a signed byte operation, the CY flag is reset; otherwise, it is set.
If DW is 0 as a result of executing an unsigned word operation, the CY flag is reset; otherwise, it is set.
If DW sign-extends AW as a result of executing signed word operation, the CY flag is reset; otherwise, it is set.
When an 8 -bit immediate operation is executed, and if the product is within 16 bits, the CY flag is reset; if the product exceeds 16 bits, it is set.

\section*{(d) Binary division}

Undefined
(e) Shift/rotate

If a shift or rotate operation including the CY flag is executed, and if the bit shifted to the CY flag is 1, the CY flag is set; otherwise, it is reset.
(2) Parity flag (P)
(a) Binary addition/subtraction, logical operation, shift

If the number of bits that are 1 of the low-order 8 bits of the result of an operation is even, the parity flag is set; if the number of bits that are 1 is odd, the \(P\) flag is reset.
If the result is all 0 , the \(P\) flag is set.
(b) Binary multiplication/division

Undefined

\section*{(3) Auxiliary carry flag (AC)}

\section*{(a) Binary addition/subtraction}

The AC flag is set if a carry from the low-order 4 bits to the high-order 4 bits or a borrow from the highorder 4 bits to the low-order 4 bits occur as a result of a byte operation; otherwise, it is reset.
When a word operation is executed, the AC flag is set or reset according to the status of the low-order byte.
(b) Logical operation, binary multiplication/division, shift/rotate Undefined
(4) Zero flag (Z)
(a) Binary addition/subtraction, logical operation, shift/rotate

If all the 8 bits of the result of a byte operation are zero, or if all the 16 bits of the result of a word operation are zero, the zero flag is set; otherwise, it is reset.
(b) Binary multiplication/division

Undefined
(5) Sign flag (S)
(a) Binary addition/subtraction, logical operation, shift/rotate

If bit 7 of the result of a byte operation is 1 , the sign flag is set; otherwise, it is reset.
If bit 15 of the result of a word operation is 1 , the sign flag is set; otherwise, it is reset.
(b) Binary multiplication/division

Undefined
(6) Overflow flag (V)
(a) Binary addition/subtraction

If carries from bits 7 and 6 are different as a result of a byte operation, the overflow flag is set; otherwise, it is reset.
If carries from bits 15 and 14 are different as a result of a word operation, the V flag is set; otherwise it is reset.

\section*{(b) Binary multiplication}

If AH is 0 as a result of an unsigned byte operation, the V flag is set; if AH is other than 0 , the flag is reset. If AH sign-extends AL as a result of a signed byte operation, the V flag is reset; otherwise, it is reset. If \(D W\) is 0 as a result of an unsigned word operation, the \(V\) flag is reset; if \(D W\) is other than 0 , it is set. If DW sign-extends AW as a result of a signed word operation, the V flag is reset; otherwise, it is set. If the product resulting from an 8 -bit immediate operation is within 16 bits, the V flag is reset; if the product exceeds 16 bits, it is set.
(c) Binary division

The V flag is reset.

\section*{(d) Logical operation}

The V flag is reset.

\section*{(e) Shift/rotate}

When a left 1-bit shift/rotate operation is executed, the V flag is set or reset as follows according to the result of the operation.
CY = most significant bit: reset
CY \(\neq\) most significant bit: set
When a right 1-bit shift/rotate operation is executed, the V flag is set or reset as follows according to the result of the operation.
Most significant bit = second most significant bit: reset
Most significant bit \(=\) second most significant bit: set
The V flag is undefined if a multi-bit shift/rotate operation is executed.

\section*{(7) Break flag (BRK)}

This flag can be set by a memory manipulation instruction only when it is saved to the stack as a part of PSW. After the BRK flag has been set and restored from the stack to PSW, setting the BRK flag is effective. Once the BRK flag has been set, and when one instruction is executed, a software interrupt (interrupt vector 1) automatically occurs, and one instruction can be traced at a time.

\section*{(8) Interrupt enable flag (IE)}

This flag is set by the El instruction to enable the INT interrupt, and is reset by the DI instruction to disable the INT interrupt.

\section*{(9) Direction flag (DIR)}

This flag is set by the SET1 DIR instruction and is reset by the CLR1 DIR instruction.
When the DIR flag is set, and if a block transfer/input/output instruction is executed, the processing is performed from the high-order address to the low-order address. If the DIR flag is reset, the processing is performed from the low-order address to the high-order address.
(10) Mode flag (MD) (except V33A and V53A)

This flag is set by RESET input and sets the CPU in the native mode. It is reset by the BRKEM instruction to set the CPU in the emulation mode.
The MD flag is also set by the CALLN and RETEM instructions to set the CPU in the native mode.
The RESET input and RETEM instruction disables the MD flag from being written. As a result, the MD flag is not restored even if the RETI or POP PSW instruction is executed. The BRKEM instruction enables writing the MD flag.

\section*{A. 6 Index Registers (IX, IY)}

These two index registers are 16-bit registers. Each register can be referenced in an instruction, and is also used as an index register to generate effective address when memory data is referenced. Moreover, each register has a special role as follows when a specific instruction processing is performed.

IX : Source operand address register for block data manipulation instruction
Base register for variable-length bit field manipulation instruction
Source operand address register for BCD string operation instruction
IY : Destination operand address register for block data manipulation instruction
Base register for variable-length bit field manipulation instruction
Destination operand address register for BCD string operation instruction

\section*{APPENDIX B ADDRESSING MODES}

\section*{B. 1 Instruction Address}

The instruction address is automatically incremented each time an instruction is executed. In addition, the instruction execution sequence can be controlled in various ways, as follows:

\section*{(1) Direct addressing}

In this addressing mode, 2- or 4-byte immediate data in the instruction byte is directly loaded to PC or PS or both PC and PS, and is used as a branch address.
This addressing mode is used to execute the following instructions:

CALL far-proc
CALL memptr16
CALL memptr32
BR far-label
BR memptr16
BR memptr32
(2) Relative addressing

In this addressing mode, 1- or 2-byte immediate data in the instruction byte is added as a signed displacement value to PC and is used as a branch address
If an 8-bit displacement is used, it is sign-extended and is added to PC as 16-bit data.
When the displacement is added, the contents of PC indicate the first address of the following instructions, and this addressing mode is used to execute the following instructions.
\begin{tabular}{ll} 
CALL & near-proc \\
BR & near-label \\
BR & short-label \\
Conditional branch instruction & short-label
\end{tabular}

\section*{(3) Register addressing}

In this addressing mode, the contents of any 16-bit register specified by the 3-bit register specification field in the instruction byte are loaded to PC as a branch address.
Unlike when data is used, all the eight 16-bit registers (AW, BW, CW, DW, IX, IY, SP, and BP) can be used. This addressing mode is used to execute the following instructions:

CALL regptr16
Example

BR regptr16
CALL AW
-
BR BW

\section*{(4) Register indirect addressing}

In this addressing mode, the contents (word or double word) of the memory addressed by a 16-bit register (IX, IY, or BW) specified by the register specification field in the instruction byte are loaded to PC (or both PC and PS) as a branch address.
\begin{tabular}{llllll}
\multicolumn{5}{c}{ Example } & \\
CALL & memptr16 & CALL & WORD & PTR & {\([I X]\)} \\
CALL & memptr32 & CALL & DWORD & PTR & {\([I Y]\)} \\
BR & memptr16 & BR & WORD & PTR & {\([B W]\)} \\
BR & memptr32 & BR & DWORD & PTR & {\([I X]\)}
\end{tabular}

Remark The assembler generates the instruction code of memptr16 for the instruction for which WORD PTR is specified, and the instruction code of memptr32 for the instruction for which DWORD PTR is specified.

\section*{(5) Indexed addressing}

In this addressing mode, the 1- or 2-byte immediate data in the instruction byte is added as a signed displacement to a 16-bit index register (IX or IY), and the contents (word or double word) addressed by the result of the addition are loaded to PC as a branch address.
This addressing mode is used to execute the following instructions.

\section*{Example}
\(\begin{array}{lllll}\text { CALL } & \text { memptr16 } & \text { CALL var } & {[I X][2]} \\ \text { CALL } & \text { memptr32 } & \text { CALL } & \text { var } & {[I Y]} \\ \text { BR } & \text { memptr16 } & \text { BR } & \text { var } & {[I Y]} \\ \text { BR } & \text { memptr32 } & \text { BR } & \text { var } & {[I X+4]}\end{array}\)

Remark If variable var has a word attribute, the assembler generates the instruction code of memptr16. If the variable has a double word attribute, the assembler generates the instruction code of memptr32.

\section*{(6) Based addressing}

In this addressing mode, the 1- or 2-byte immediate data in the instruction byte are added to a 16-bit base register (BP or BW) as a signed displacement value, and the contents (word or double word) addressed by the result of the addition are loaded to PC as a branch address.
This addressing mode is used to execute the following instructions.

\section*{Example}
\begin{tabular}{lllll} 
CALL & memptr16 & CALL var & {\([B P+2]\)} \\
CALL & memptr32 & CALL & var & {\([B P]\)} \\
\(B R\) & memptr16 & \(B R\) & var & {\([B W][2]\)} \\
\(B R\) & memptr32 & \(B R\) & var & {\([B P]\)}
\end{tabular}

Remark If variable var has a word attribute, the assembler generates the instruction code of memptr16. If the variable has a double word attribute, the assembler generates the instruction code of memptr32.

\section*{(7) Based indexed addressing}

In this addressing mode, the 1- or 2-byte immediate data in the instruction byte as a signed displacement value, the contents of a 16-bit base register (BP or BW), and the contents of a 16-bit index register (IX or IY) are added, and the contents (word or double word) of memory addressed by the result of the addition are loaded to PC as a branch address.
This addressing mode is used to execute the following instructions.
\begin{tabular}{lllll} 
& & \multicolumn{3}{c}{ Example } \\
CALL & memptr16 & CALL var & {\([\mathrm{BP}][\mathrm{IX}]\)} \\
CALL & memptr32 & CALL var & {\([\mathrm{BW}+2][\mathrm{YY}]\)} \\
BR & memptr16 & BR & var & {\([\mathrm{BW}][2][\mathrm{X}]\)} \\
BR & memptr32 & BR & var & {\([\mathrm{BP}+4][\mathrm{Y}]\)}
\end{tabular}

Remark If variable var has a word attribute, the assembler generates the instruction code of memptr16. If the variable has a double word attribute, the assembler generates the instruction code of memptr32.

\section*{B. 2 Memory Operand Address}

The following several modes are used to address registers and memory to be manipulated when an instruction is executed.

\section*{(1) Register addressing}

In this mode, the contents of the register specification field (reg = 3-bit field, sreg = 2-bit field) in the instruction byte address the register to be manipulated.
reg specifies, in combination with 1 bit (W) that specifies a word or byte in the instruction byte, eight types of word registers (AW, BW, CW, DW, BP, SP, IX, and IY) and eight types of byte registers (AL, AH, BL, BH, \(\mathrm{CL}, \mathrm{CH}, \mathrm{DL}\), and DH).
sreg specifies four types of segment registers (PS, SS, DS0, and DS1).
In some cases, the operation code of an instruction specifies a specific register.
This addressing mode is used to execute the instructions having the following operand description format.
\begin{tabular}{cl} 
Format & Description \\
reg & \(A W, B W, C W, D W, S P, B P, I X, I Y\), \\
& \(A L, A H, B L, B H, C L, C H, D L, D H\) \\
reg16 & \(A W, B W, C W, D W, S P, B P, I X, I Y\) \\
reg8 & \(A L, A H, B L, B H, C L, C H, D L, D H\) \\
sreg & \(P S, S S, D S 0, D S 1\) \\
acc & \(A W, A L\)
\end{tabular}

\section*{Example}

If the case of MOV reg, reg'
MOV BP, SP
MOV AL, CL

\section*{(2) Immediate addressing}

In this addressing mode, the 1- or 2-byte immediate data in the instruction byte is manipulated as is. This mode is used to execute the instruction having the following operand description format.
\begin{tabular}{cl} 
Format & Description \\
imm & \(8-/ 16\)-bit immediate data \\
imm16 & 16 -bit immediate data \\
imm8 & 8 -bit immediate data \\
pop-value & 16 -bit immediate data
\end{tabular}

In the case of imm, the assembler judges the value of imm described as the operand or the attribute of another operand described at the same time to identify whether the data is 8 or 16 bits long, to determine word/byte specification bit W.

\section*{Example}

In the case of MOV reg, imm
MOV AL, 5; Byte
In the case of MUL reg16, reg16, imm16
MUL AW, BW, 1000H
(3) Direct addressing

In this mode, the immediate data in the instruction byte addresses the memory to be manipulated.
This mode is used to execute the instruction having the following operand description format.

\section*{Format Description}
mem \(\quad 16\)-bit variable specifying 8 - or 16 -bit memory data
dmem \(\quad 16\)-bit variable specifying 8 - or 16 -bit memory data
imm4 4-bit variable indicating bit length of bit field data

\section*{Example}

In the case of MOV mem, imm
MOV WORD_VAR, 2000 H
In the case of MOV acc, dmem
MOV AL, BYTE_VAR
(4) Register indirect addressing

A 16-bit register (IX, IY, or BW) specified by the memory specification field (mod, mem) in the instruction byte addresses the memory to be manipulated.
This mode is used to execute the instruction having the following operand description format.

\section*{Format Description}
mem [IX], [IY], [BW]

\section*{Example}

In the case of SUB mem, reg
SUB [IX], [AW]

\section*{(5) Auto-increment/decrement addressing}

This addressing mode is a type of the register indirect addressing mode. In this mode, the register or memory to be manipulated is addressed by the contents of a default register, and then the contents of the default register are automatically incremented/decremented (+1/-1 in the case of byte processing and \(+2 /-2\) in the case of word processing).
By using this addressing mode, the address is automatically updated for the next byte/word operand processing.
Whether the register is incremented or decremented is indicated by the direction flag (DIR). If DIR \(=0\), the register is incremented; if it is 1 , the register is decremented.
This addressing mode is applicable to all the following default registers and is used to execute the instruction with the following operand description mode.

\section*{Format Default register}
dst-block IY
src-block IX

This addressing mode is used in combination with a counter (CW) that counts the number of times a byte/ word operand is repeatedly processed to control block data processing.

\section*{(6) Indexed addressing}

In this addressing mode, 1- or 2-byte immediate data in the instruction byte is added to a 16-bit index register (IX or IY) as a signed displacement value, and the result of this addition is used to address the memory operand to be manipulated.
This addressing mode is effective for accessing data of array type. The displacement specifies the start address of the array, and the contents of the index register specifies an array at the nth position from the start address.
This addressing mode is used to execute the instruction having the following operand description format.
```

Format Description
mem var [IX], var [IY]
mem16 var [IX], var [IY]
mem8 var [IX], var [IY]

```

\section*{Example}

In the case of TEST mem, imm
TEST BYTE_VAR [IX], 7FH
TEST BYTE_VAR [IX+8], 7FH
TEST WORD_VAR [IX] [8], 7FFFH

Remark If variable var has a byte attribute, a byte operand is specified. If var has a word attribute, a word operand is specified. The assembler generates an instruction code corresponding to each operand.

\section*{(7) Based addressing}

In this addressing mode, 1- or 2-byte immediate data in the instruction byte is added as a signed displacement value to a 16 - bit base register (BP or BW), and the result of the addition addresses the memory operand to be manipulated.
This addressing mode is effective for accessing data of structure type that is located at several positions in memory. The base register specifies the start address of each structure, and the displacement selects one element in each structure.
This addressing mode is used to execute the instruction having the following description format.
\begin{tabular}{cl} 
Format & Description \\
mem & var \([B P], \operatorname{var}[B W]\) \\
mem16 & var \([B P], \operatorname{var}[B W]\) \\
mem8 & \(\operatorname{var}[B P], \operatorname{var}[B W]\)
\end{tabular}

\section*{Example}

In the case of SHL mem, 1
SHL BYTE_VAR [BP], 1
SHL WORD_VAR [BP+2], 1
SHL BYTE_VAR [BP] [4], 1

Remark If variable var has a byte attribute, a byte operand is specified. If var has a word attribute, a word operand is specified. The assembler generates an instruction code corresponding to each operand.

\section*{(8) Based indexed addressing}

In this addressing mode, 1- or 2-byte immediate data in the instruction byte as a signed displacement value, the contents of a 16-bit base register (BP or BW), and the contents of a 16-bit index register (IX or IY) are added, and the result of the addition addresses the memory operand to be manipulated.
Because one piece of data can be specified by changing the contents of both the base register and index register, this addressing mode is very effective for accessing data of structure type including an array type. The base register specifies the first address of each structure, the displacement value indicates an offset from the first address of the structure to the first address of array data, and the index register indicates the nth position of the array data.
This addressing mode is used to execute the instruction having the following operand description format.
\begin{tabular}{cl} 
Format & Description \\
mem & var [base register][index register] \\
mem16 & var [base register][index register] \\
mem8 & var [base register][index register]
\end{tabular}

\section*{Example}

In the case of PUSH mem16
PUSH WORD_VAR [BP] [IX]
PUSH WORD_VAR [BP+2] [IX+6]
PUSH WORD_VAR [BP] [4] [IX] [8]

\section*{(9) Bit addressing}

In this addressing mode, 3- or 4-bit immediate data in the instruction byte, or the low-order 3 or 4 bits of the CL register specify 1 bit of the 8 - or 16 -bit register or memory to be manipulated.
If an instruction is executed in this addressing mode, a specific 1 bit of a register or memory can be tested (judgment of 0 or 1 ), set, cleared, or inverted without your having to be aware of the contents of the other bits. This means that byte or word data does not need to be prepared to manipulate only 1 bit, like when the AND or OR instruction is used.
This addressing mode is used to execute the instruction having the following description format.
\begin{tabular}{cl} 
Format & Description \\
imm4 & Bit number of word operand \\
imm3 & Bit number of byte operand \\
CL & CL
\end{tabular}
\begin{tabular}{rl} 
Example & \\
TEST1 & reg8, CL \\
TEST1 & AL, CL \\
NOT1 & reg8, imm3 \\
NOT1 & CL, 5 \\
CLR1 & mem16, CL \\
CLR1 & WORD_VAR [IX], CL \\
SET1 & mem16, imm4 \\
SET1 & WORD_VAR [BP], 9
\end{tabular}

Phase-out/Discontinued
[MEMO]

\section*{APPENDIX C INSTRUCTION MAP}
[Legend]
```

[Condition included in instruction code]
b : Executes byte operation
d : Uses direct addressing
f : Involves reading from registers in CPU
i : Uses immediate data
ia : Uses immediate data and writes data back to accumulator
id : Uses indirect addressing
| : Involves control between segments
m : Uses memory data
reg8: Uses 8-bit register
rm : Has effective address field in second byte
s : Uses sign-extended 16-bit immediate data
sr : Uses segment register
t : Writes registers in CPU
v : Indirectly specifies port number
w : Executes word operation

```

For the symbols other than above, refer to Table 2-4 Legend of Description on Instruction Format and Operand.

Table C-1. Instruction Map (1/2)
(a) Native mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \(\times \mathrm{OH}\) & \(\times 1 \mathrm{H}\) & \(\times 2 \mathrm{H}\) & \(\times 3 \mathrm{H}\) & \(\times 4 \mathrm{H}\) & \(\times 5 \mathrm{H}\) & \(\times 6 \mathrm{H}\) & \(\times 7 \mathrm{H}\) & \(\times 8 \mathrm{H}\) & \(\times 9 \mathrm{H}\) & \(\times\) AH & \(\times \mathrm{BH}\) & \(\times \mathrm{CH}\) & \(\times\) DH & \(\times\) EH & \(\times \mathrm{FH}\) \\
\hline \multirow[t]{2}{*}{0xH} & ADD & ADD & ADD & ADD & ADD & ADD & PUSH & POP & OR & OR & OR & OR & OR & OR & PUSH & Group3 \\
\hline & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & DS1 & DS1 & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & PS & \\
\hline \multirow[t]{2}{*}{\(1 \times \mathrm{H}\)} & ADDC & ADDC & ADDC & ADDC & ADDC & ADDC & PUSH & POP & SUBC & SUBC & SUBC & SUBC & SUBC & SUBC & PUSH & POP \\
\hline & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & SS & SS & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & DS0 & DS0 \\
\hline \multirow[t]{2}{*}{\(2 \times \mathrm{H}\)} & AND & AND & AND & AND & AND & AND & DS1: & ADJ4A & SUB & SUB & SUB & SUB & SUB & SUB & PS: & ADJ4S \\
\hline & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & & & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & & \\
\hline \multirow[t]{2}{*}{\(3 \times \mathrm{H}\)} & XOR & XOR & XOR & XOR & XOR & XOR & SS: & ADJBA & CMP & CMP & CMP & CMP & CMP & CMP & DS0: & ADJBS \\
\hline & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & & & b, f, rm & w, f, rm & b, t, rm & w, t, rm & b, ia & w, ia & & \\
\hline \multirow[t]{2}{*}{\(4 \times \mathrm{H}\)} & INC & INC & INC & INC & INC & INC & INC & INC & DEC & DEC & DEC & DEC & DEC & DEC & DEC & DEC \\
\hline & AW & CW & DW & BW & SP & BP & IX & IY & AW & CW & DW & BW & SP & BP & IX & IY \\
\hline \multirow[t]{2}{*}{\(5 \times \mathrm{H}\)} & PUSH & PUSH & PUSH & PUSH & PUSH & PUSH & PUSH & PUSH & POP & POP & POP & POP & POP & POP & POP & POP \\
\hline & AW & CW & DW & BW & SP & BP & IX & IY & AW & CW & DW & BW & SP & BP & IX & IY \\
\hline \multirow[t]{2}{*}{\(6 \times \mathrm{H}\)} & PUSH & POP & CHKIND & Undefined & REPNC & REPC & FPO2 & FPO2 & PUSH & MUL & PUSH & MUL & INM & INM & OUTM & OUTM \\
\hline & R & R & & & & & 0 & 1 & w, i & w, i & s, i & s, i & b & w & b & w \\
\hline \multirow[t]{3}{*}{\begin{tabular}{|c}
\hline \(7 \times \mathrm{H}\) \\
\\
\hline \(8 \times \mathrm{H}\) \\
\hline
\end{tabular}} & BV & BNV & \[
\begin{array}{|l|}
\hline B C \\
B L
\end{array}
\] & \begin{tabular}{l}
BNC \\
BNL
\end{tabular} & \[
\begin{aligned}
& \mathrm{BE} \\
& \mathrm{BZ}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{BNE} \\
& \mathrm{BNZ}
\end{aligned}
\] & BNH & BH & BN & BP & BPE & BPO & BLT & BGE & BLE & BGT \\
\hline & Imm & Imm & Imm & Imm & TEST & TEST & XCH & XCH & MOV & MOV & MOV & MOV & MOV & LDEA & MOV & POP \\
\hline & b, rm & w, rm & b, s, rm & w, s, rm & b, rm & w, rm & b, rm & w, rm & b, f, rm & w, f, rm & b, t, rm & w, t, rm & sr, f, rm & & sr, t, rm & rm \\
\hline \multirow[t]{2}{*}{\(9 \times \mathrm{H}\)} & NOPNote & XCH & XCH & XCH & XCH & XCH & XCH & XCH & CVTBW & CVTWL & CALL & POLL & PUSH & POP & MOV & MOV \\
\hline & & CW & DW & BW & SP & BP & IX & IY & & & I, d & & PSW & PSW & PSW, AH & AH, PSW \\
\hline \multirow[t]{2}{*}{\(\mathrm{A} \times \mathrm{H}\)} & MOV & MOV & MOV & MOV & \begin{tabular}{l}
MOVBK \\
MOVBKB \\
MOVBKW
\end{tabular} & \begin{tabular}{l}
MOVBK \\
MOVBKB \\
MOVBKW
\end{tabular} & \begin{tabular}{l}
CMPBK \\
CMPBKB \\
CMPBKW
\end{tabular} & \begin{tabular}{l}
CMPBK \\
CMPBKB \\
CMPBKW
\end{tabular} & TEST & TEST & \begin{tabular}{l}
STM \\
STMB \\
STMW
\end{tabular} & \begin{tabular}{l}
STM \\
STMB \\
STMW
\end{tabular} & \begin{tabular}{l}
LDM \\
LDMB \\
LDMW
\end{tabular} & \begin{tabular}{l}
LDM \\
LDMB \\
LDMW
\end{tabular} & \begin{tabular}{l}
CMPM \\
CMPMB \\
CMPMW
\end{tabular} & \begin{tabular}{l}
CMPM \\
CMPMB \\
CMPMW
\end{tabular} \\
\hline & AL, m & AW, m & m, AL & m, AW & b & w & b & w & b, ia & w, ia & b & w & b & w & b & w \\
\hline \multirow[t]{2}{*}{\(\mathrm{B} \times \mathrm{H}\)} & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV \\
\hline & AL, i & CL, i & DL, I & BL, I & AH, i & CH, i & DH, i & BH, i & AW, i & CW, i & DW, i & BW, i & SP, i & BP, i & IX, i & IY, i \\
\hline \multirow[t]{2}{*}{\(\mathrm{C} \times \mathrm{H}\)} & Shift & Shift & RET & RET & MOV & MOV & MOV & MOV & PREPARE & DISPOSE & RET & RET & BRK & BRK & BRKV & RETI \\
\hline & b, i & w, i & (SP) & & DS1 & DSO & b, i, rm & w, i, rm & & & 1, (SP) & 1 & 3 & 1 & & \\
\hline \multirow[t]{2}{*}{D×H} & Shift & Shift & Shift & Shift & CVTBD & CVTDB & Undefined & TRANS TRANSB & FPO1 & FPO1 & FPO1 & FPO1 & FPO1 & FPO1 & FPO1 & FPO1 \\
\hline & b & w & b, v & w, v & & & & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{ExH} & DBNZE & DBNZE & DBNZ & BCWZ & IN & IN & OUT & OUT & CALL & BR & BR & BR & IN & IN & OUT & OUT \\
\hline & & & & & b & w & b & w & d & d & I, d & si, d & b, v & w, v & b, v & w, v \\
\hline \multirow[t]{2}{*}{\(\mathrm{F} \times \mathrm{H}\)} & BUSLOCK & Undefined & REPNE REPNZ & \begin{tabular}{l}
REP \\
REPE \\
REPZ
\end{tabular} & HALT & NOT1 & Group1 & Group1 & CLR1 & SET1 & DI & EI & CLR1 & SET1 & Group2 & Group2 \\
\hline & & & & & & CY & b & w & CY & CY & & & DIR & DIR & b & w \\
\hline
\end{tabular}

Note Same operation code as XCH AW, AW

\section*{Caution \(\square\) : The instruction in Groups 1 and 2, and Imm, and Shift are determined by bits 3 through 5 of the second byte of the instruction code (refer to Table C-2). \\ The instruction in Group3 is determined by the second byte of the instruction code (refer to Table C-4).}

Table C-1. Instruction Map (2/2)
(b) Emulation mode \({ }^{\text {Note }}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \(\times \mathrm{OH}\) & \(\times 1 \mathrm{H}\) & \(\times 2 \mathrm{H}\) & \(\times 3 \mathrm{H}\) & \(\times 4 \mathrm{H}\) & \(\times 5 \mathrm{H}\) & \(\times 6 \mathrm{H}\) & \(\times 7 \mathrm{H}\) & \(\times 8 \mathrm{H}\) & \(\times 9 \mathrm{H}\) & \(\times\) AH & \(\times \mathrm{BH}\) & \(\times \mathrm{CH}\) & \(\times\) DH & \(\times\) EH & \(\times \mathrm{FH}\) \\
\hline \multirow[t]{2}{*}{\(0 \times \mathrm{H}\)} & NOP & LXI & STAX & INX & INR & DCR & MVI & RCL & \multirow[t]{2}{*}{Undefined} & DAD & LDAX & DCX & INR & DCR & MVI & RRC \\
\hline & & B, nn & (nn) & B & B & B & B, n & & & B & B & B & C & C & C, n & \\
\hline \multirow[t]{2}{*}{\(1 \times \mathrm{H}\)} & \multirow[t]{2}{*}{Undefined} & LXI & STAX & INX & INR & DCR & MVI & RAL & \multirow[t]{2}{*}{Undefined} & DAD & LDAX & DCX & INR & DCR & MVI & RAR \\
\hline & & D, nn & (nn) & D & D & D & D, n & & & D & D & D & E & E & E, n & \\
\hline \multirow[t]{2}{*}{\(2 \times \mathrm{H}\)} & \multirow[t]{2}{*}{Undefined} & LXI & SHLD & INX & INR & DCR & MVI & DAA & \multirow[t]{2}{*}{Undefined} & DAD & LHLD & DXC & INR & DCR & MVI & CMA \\
\hline & & H, nn & (nn) & H & H & H & H, n & & & H & (nn) & H & L & L & L, n & \\
\hline \multirow[t]{2}{*}{\(3 \times \mathrm{H}\)} & \multirow[t]{2}{*}{Undefined} & LXI & STA & INX & INR & DCR & MVI & SCF & \multirow[t]{2}{*}{Undefined} & DAD & LDA & DCX & INR & DCR & MVI & CMC \\
\hline & & SP, nn & (nn) & SP & M & M & M, m & & & SP & (nn) & SP & A & A & A, n & \\
\hline \multirow[t]{2}{*}{\(4 \times \mathrm{H}\)} & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV \\
\hline & B, B & B, C & B, D & B, E & B, H & B, L & B, M & B, A & C, B & C, C & C, D & C, E & C, H & C, L & C, M & C, A \\
\hline \multirow[t]{2}{*}{\(5 \times \mathrm{H}\)} & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV \\
\hline & D, B & D, C & D, D & D, E & D, H & D, L & D, M & D, A & E, B & E, C & E, D & E, E & E, H & E, L & E, M & E, A \\
\hline \multirow[t]{2}{*}{\(6 \times \mathrm{H}\)} & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV \\
\hline & H, B & H, C & H, D & H, E & H, H & H, L & H, M & H, A & L, B & L, C & L, D & L, E & L, H & L, L & L, M & L, A \\
\hline \multirow[t]{2}{*}{\(7 \times \mathrm{H}\)} & MOV & MOV & MOV & MOV & MOV & MOV & HLT & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV & MOV \\
\hline & M, B & M, C & M, D & M, E & M, H & M, L & & M, A & A, B & A, C & A, D & A, E & A, H & A, L & A, M & A, A \\
\hline \multirow[t]{2}{*}{\(8 \times \mathrm{H}\)} & ADD & ADD & ADD & ADD & ADD & ADD & ADD & ADD & ADC & ADC & ADC & ADC & ADC & ADC & ADC & ADC \\
\hline & B & C & D & E & H & L & M & A & B & C & D & E & H & L & M & A \\
\hline \multirow[t]{2}{*}{\(9 \times \mathrm{H}\)} & SUB & SUB & SUB & SUB & SUB & SUB & SUB & SUB & SBB & SBB & SBB & SBB & SBB & SBB & SBB & SBB \\
\hline & B & C & D & E & H & L & M & A & B & C & D & E & H & L & M & A \\
\hline \multirow[t]{2}{*}{\(\mathrm{A} \times \mathrm{H}\)} & ANA & ANA & ANA & ANA & ANA & ANA & ANA & ANA & XRA & XRA & XRA & XRA & XRA & XRA & XRA & XRA \\
\hline & B & C & D & E & H & L & M & A & B & C & D & E & H & L & M & A \\
\hline \multirow[t]{2}{*}{\(\mathrm{B} \times \mathrm{H}\)} & ORA & ORA & ORA & ORA & ORA & ORA & ORA & ORA & CMP & CMP & CMP & CMP & CMP & CMP & CMP & CMP \\
\hline & B & C & D & E & H & L & M & A & B & C & D & E & H & L & M & A \\
\hline \multirow[t]{2}{*}{\(\mathrm{C} \times \mathrm{H}\)} & RNZ & POP & JNZ & JMP & CNZ & PUSH & ADI & RST & RZ & RET & JZ & \multirow[t]{2}{*}{Undefined} & CZ & CALL & ACl & RST \\
\hline & & B & nn & nn & nn & B & n & 0 & & & nn & & nn & nn & n & 1 \\
\hline \multirow[t]{2}{*}{\(\mathrm{D} \times \mathrm{H}\)} & RNC & POP & JNC & OUT & CNC & PUSH & SBI & RST & \multirow[t]{2}{*}{RC} & \multirow[t]{2}{*}{Undefined} & JC & IN & CC & \multirow[t]{2}{*}{Undefined} & SBI & RST \\
\hline & & D & nn & n & nn & D & n & 2 & & & nn & n & nn & & n & 3 \\
\hline \multirow[t]{2}{*}{E×H} & RPO & POP & JPO & XTHL & CPO & PUSH & ANI & RST & RPE & PCHL & JPE & XCHG & CPE & Group0 & XRI & RST \\
\hline & & H & nn & & nn & H & n & 4 & & & nn & & nn & & n & 5 \\
\hline \multirow[t]{2}{*}{\(\mathrm{F} \times \mathrm{H}\)} & RP & POP & JP & DI & CP & PUSH & ORI & RST & RM & SPHL & JM & El & CM & \multirow[t]{2}{*}{Undefined} & CPI & RST \\
\hline & & PSW & nn & & nn & PSW & n & 6 & & & nn & & nn & & n & 7 \\
\hline
\end{tabular}

Caution \(\square\) : The instruction in Group0 is determined by the second byte of the instruction code (refer to Table C-3).

Note Subject: other than V33A and V53A

Table C-2. Group1, Group2, Imm, and Shift Codes
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Note & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline Imm & ADD & OR & ADDC & SUB & AND & SUB & XOR & CMP \\
\hline Shift & ROL & ROR & ROLC & RORC & SHL & SHR & Undefined & SHRA \\
\hline \multirow[t]{2}{*}{Group1} & TEST & \multirow[t]{2}{*}{Undefined} & NOT & NEG & MULU & MUL & DIVU & DIV \\
\hline & rm & & rm & rm & rm & rm & rm & rm \\
\hline \multirow[t]{2}{*}{Group2} & INC & DEC & CALL & CALL & BR & BR & PUSH & \multirow[t]{2}{*}{Undefined} \\
\hline & rm & rm & id & I, id & id & I, id & rm & \\
\hline
\end{tabular}

Note Bits 5 through 3 of second byte

Table C-3. Group0 Codes \({ }^{\text {Note }}\)


Note Subject:otherthan V33A and V53A
Remark The blank column indicates an undefined code.

Table C-4. Group3 Codes
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \(\times \mathrm{OH}\) & \(\times 1 \mathrm{H}\) & \(\times 2 \mathrm{H}\) & \(\times 3 \mathrm{H}\) & \(\times 4 \mathrm{H}\) & \(\times 5 \mathrm{H}\) & \(\times 6 \mathrm{H}\) & \(\times 7 \mathrm{H}\) & \(\times 8 \mathrm{H}\) & \(\times 9 \mathrm{H}\) & \(\times\) AH & \(\times \mathrm{BH}\) & \(\times \mathrm{CH}\) & \(\times\) DH & \(\times\) EH & \(\times\) FH \\
\hline 0×H & & & & & & & & & & & & & & & & \\
\hline \(1 \times \mathrm{H}\) & TEST1 & TEST1 & CLR1 & CLR1 & SET1 & SET1 & NOT1 & NOT1 & TEST1 & TEST1 & CLR1 & CLR1 & SET1 & SET1 & NOT1 & NOT1 \\
\hline & b & w & b & w & b & w & b & w & i, b & i, w & i, b & i, w & i, b & i, w & i, b & i, w \\
\hline \(2 \times \mathrm{H}\) & ADD4S & & SUB4S & & & & CMP4S & & ROL4 & & ROR4 & & & & & \\
\hline \(3 \times \mathrm{H}\) & & INS & & EXT & & & & & & INS & & EXT & & & & \\
\hline & & reg8 & & reg8 & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & & & \\
\hline ExH & BRKXA \({ }^{\text {Note } 1}\) & & & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & & & \\
\hline \(\mathrm{F} \times \mathrm{H}\) & RETXA \({ }^{\text {Note }} 1\) & & & & & & & & & & & & & & & BRKEM \({ }^{\text {Note } 2}\) \\
\hline & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

Notes 1. V33A and V53A only (undefined code for other than V33A and V53A)
2. Other than V33A and V53A (Undefined code for V33A and V53A)

Remark The blank column indicates an undefined code.

The instruction set of the 16-bit V series is upward-compatible with the \(\mu\) PD8086 and 8088.
Table D-1 shows register correspondence between the \(\mu\) PD8086/8088 and 16-bit V series, and Table \(\mathrm{D}-2\) shows mnemonic correspondence.

Table D-1. Register Correspondence with \(\mu\) PD8086 and 8088
\begin{tabular}{|l|l|l|l|}
\hline\(\mu\) PD8086, 8088 & 16 -Bit V Series & \(\mu\) PD8086, 8088 & 16 -Bit V Series \\
\hline AL & AL & AX & AW \\
CL & CL & CX & CW \\
DL & DL & DX & DW \\
BL & BL & BX & BW \\
AH & AH & SP & SP \\
CH & CH & BP & BP \\
DH & DH & SI & IX \\
BH & BH & DI & IY \\
\hline
\end{tabular}

Table D-2. Mnemonic Correspondence with \(\mu\) PD8086 and 8088
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(\mu\) PD8086, 8088 & 16-Bit V Series & \(\mu \mathrm{PD} 8086,8088\) & 16-Bit V Series & \(\mu \mathrm{PD} 8086,8088\) & 16-Bit V Series & \(\mu\) PD8086, 8088 & 16-Bit V Series \\
\hline AAA & ADJBA & JB & BC/BL & LOOP & DBNZ & SHR & SHR \\
\hline AAD & CVTDB & JBE & BNH & LOOPE & DBNZE & SS: & SS: \\
\hline AAM & CVTBD & JC & BC/BL & LOOPNE & DBNZNE & STC & SET1 CY \\
\hline AAS & ADJBS & JCXZ & BCWZ & LOOPNZ & DBNZNE & STD & SET1 DIR \\
\hline ADC & ADDC & JE & BE/BZ & LOOPZ & DBNZE & STI & El \\
\hline ADD & ADD & JG & BGT & MOV & MOV & STOS & STM/STMB/ \\
\hline AND & AND & JGE & BGE & MOVS & MOVBK & & STMW \\
\hline CALL & CALL & JL & BLT & MOVSB & MOVBKB & SUB & SUB \\
\hline CBW & CVTBW & JLE & BLE & MOVSW & MOVBKW & TEST & TEST \\
\hline CLC & CLR1 CY & JMP & BR & MUL & MULU & WAIT & POLL \\
\hline CLD & CLR1 DIR & JNA & BNH & NEG & NEG & XCHG & XCH \\
\hline CLI & DI & JNAE & BC/BL & NOP & NOP & XLAT & TRANS \\
\hline CMC & NOT1 CY & JNB & BNC/BNL & NOT & NOT & XLATB & TRANSB \\
\hline CMP & CMP & JNBE & BH & OR & OR & XOR & XOR \\
\hline CMPS & CMPBK/ & JNC & BNC/BNL & OUT & OUT & - & ADD4S \\
\hline & CMPBKB/ & JNE & BNE/BNZ & POP & POP & - & BRKEM \\
\hline & CMPBKW & JNG & BLE & POPF & POP PSW & - & BEKXA \\
\hline CS: & PS: & JNGE & BLT & PUSH & PUSH & - & CALLN \\
\hline CWD & CVTWL & JNL & BGE & PUSHF & PUSH PSW & - & CHKIND \\
\hline DAA & ADJ4A & JNLE & BGT & RCL & ROLC & - & CMP4S \\
\hline DAS & ADJ4S & JNO & BNV & RCR & RORC & - & DISPOSE \\
\hline DEC & DEC & JNP & BPO & REP & REP & - & EXT \\
\hline DIV & DIVU & JNS & BP & REPE & REPE & - & FPO2 \\
\hline DS: & DSO: & JNZ & BNE/BNZ & REPNE & REPNE & - & INM \\
\hline ES: & DS1: & JO & BV & REPNZ & REPNZ & - & INS \\
\hline ESC & FPO1 & JP & BPE & REPZ & REPZ & - & OUTM \\
\hline HLT & HALT & JPE & BPE & RET & RET & - & PREPARE \\
\hline IDIV & DIV & JPO & BPO & ROL & ROL & - & REPC \\
\hline IMUL & MUL & JS & BN & ROR & ROR & - & REPNC \\
\hline IN & IN & JZ & BE/BZ & SAHF & MOV PSW, AH & - & RETEM \\
\hline INC & INC & LAHF & MOV AH, PSW & SAL & SHL & - & RETXA \\
\hline INT & BRK & LDS & MOV DSO & SAR & SHRA & - & ROL4 \\
\hline INT 3 & BRK 3 & LEA & LDEA & SBB & SUBC & - & ROR4 \\
\hline INTO & BRKV & LES & MOV DS1, & SCAS & CMPM/ & - & SUB4S \\
\hline IRET & RETI & LOCK & BUSLOCK & & CMPMB/ & - & TEST1 \\
\hline JA & BH & LODS & LDM/LDMB/ & & CMPMW & & \\
\hline JAE & BNC/BNL & & LDMW & SHL & SHL & & \\
\hline
\end{tabular}

Remark -: No corresponding instruction
\begin{tabular}{|c|c|}
\hline [Data transfer] & [Addition/subtraction] \\
\hline LDEA ... 94 & ADD ... 13 \\
\hline MOV ... 97 & ADDC ... 17 \\
\hline TRANS ... 165 & SUB ... 155 \\
\hline TRANSB ... 165 & SUBC ... 159 \\
\hline \multicolumn{2}{|l|}{XCH ... 166} \\
\hline & [BCD operation] \\
\hline [Repeat prefix] & ADD4S ... 15 \\
\hline REP ... 124 & CMP4S ... 59 \\
\hline REPC ... 126 & ROL4 ... 136 \\
\hline REPE ... 124 & ROR4 ... 141 \\
\hline REPNC ... 127 & SUB4S ... 157 \\
\hline \multicolumn{2}{|l|}{REPNE ... 128} \\
\hline REPNZ ... 128 & [Increment/decrement] \\
\hline \multirow[t]{2}{*}{REPZ ... 124} & DEC ... 72 \\
\hline & INC ... 89 \\
\hline \multicolumn{2}{|l|}{[Primitive block transfer]} \\
\hline CMPBK ... 61 & [Multiplication/division] \\
\hline CMPBKB ... 61 & DIV ... 75 \\
\hline CMPBKW ... 61 & DIVU ... 77 \\
\hline CMPM ... 63 & MUL ... 102 \\
\hline CMPMB ... 63 & MULU ... 105 \\
\hline \multicolumn{2}{|l|}{CMPMW ... 63} \\
\hline LDM ... 95 & [BCD adjustment] \\
\hline LDMB ... 95 & ADJ4A ... 19 \\
\hline LDMW ... 95 & ADJ4S ... 20 \\
\hline MOVBK ... 100 & ADJBA ... 21 \\
\hline MOVBKB ... 100 & ADJBS ... 22 \\
\hline \multicolumn{2}{|l|}{MOVBKW ... 100} \\
\hline STM ... 153 & [Data conversion] \\
\hline STMB ... 153 & CVTBD ... 65 \\
\hline \multirow[t]{2}{*}{STMW ... 153} & CVTBW ... 66 \\
\hline & CVTDB ... 67 \\
\hline [Bit field manipulation] & CVTWL ... 68 \\
\hline \multicolumn{2}{|l|}{EXT ... 81} \\
\hline \multirow[t]{2}{*}{INS ... 92} & [Compare] \\
\hline & CMP ... 57 \\
\hline \multicolumn{2}{|l|}{[Input/output]} \\
\hline IN ... 88 & [Complement operation] \\
\hline \multirow[t]{2}{*}{OUT ... 114} & NEG ... 107 \\
\hline & NOT ... 109 \\
\hline [Primitive input/output] & \\
\hline INM ... 90 & \\
\hline OUTM ... 115 & \\
\hline
\end{tabular}
[Logical operation]
AND ... 23
OR ... 112
TEST ... 161
XOR ... 167
[Bit manipulation]
CLR1 ... 54
NOT1 ... 110
SET1 ... 144
TEST1 ... 163
[Shift]
SHL ... 147
SHR ... 149
SHRA ... 151
[Rotate]
ROL ... 134
ROLC ... 137
ROR ... 139
RORC ... 142
[Subroutine control]
CALL ... 49
RET ... 129
[Stack manipulation]
DISPOSE ... 74
POP ... 118
PREPARE ... 120
PUSH ... 122
[Branch]
BR ... 41
[Conditional branch]
BC ... 25
BCWZ ... 26
BE ... 27
BGE ... 28
BGT ... 29
BH ... 30
BL ... 25
BLE ... 31
BLT ... 32
BN ... 33
BNC ... 34

BNE ... 35
BNH ... 36
BNL ... 34
BNV ... 37
BNZ ... 35
BP ... 38
BPE ... 39
BPO ... 40
BV ... 48
BZ ... 27
DBNZ ... 69
DBNZE ... 70
DBNZNE ... 71
[Interrupt]
BRK ... 43
BRKV ... 45
CHKIND ... 52
RETI ... 132
[CPU control]
BUSLOCK ... 47
DI ... 73
El ... 80
FPO1 ... 83
FPO2 ... 85
HALT ... 87
NOP ... 109
POLL ... 117
[Segment override prefix]
DS0: ... 79
DS1: ... 79
PS: ... 79
SS: ... 79
[Emulation mode control]
BRKEM ... 44
CALLN ... 51
RETEM ... 131
[Extended address mode control]
BRKXA ... 46
RETXA ... 133

\section*{[A]}

ADD ... 13
ADD4S ... 15
ADDC ... 17
ADJ4A ... 19
ADJ4S ... 20
ADJBA ... 21
ADJBS ... 22
AND ... 23

\section*{[B]}

BC ... 25
BCWZ ... 26
BE ... 27
BGE ... 28
BGT ... 29
BH ... 30
BL ... 25
BLE ... 31
BLT ... 32
BN ... 33
BNC ... 34
BNE ... 35
BNH ... 36
BNL ... 34
BNV ... 37
BNZ ... 35
BP ... 38
BPE ... 39
BPO ... 40
BR ... 41
BRK ... 43
BRKEM ... 44
BRKV ... 45
BRKXA ... 46
BUSLOCK ... 47
BV ... 48
BZ ... 27
[C]
CALL ... 49
CALLN ... 51
CHKIND ... 52
CLR1 ... 54

CMP ... 57
CMP4S ... 59
CMPBK ... 61
CMPBKB ... 61
CMPBKW ... 61
CMPM ... 63
CMPMB ... 63
CMPMW ... 63
CVTBD ... 65
CVTBW ... 66
CVTDB ... 67
CVTWL ... 68
[D]
DBNZ ... 69
DBNZE ... 70
DBNZNE ... 71
DEC ... 72
DI ... 73
DISPOSE ... 74
DIV ... 75
DIVU ... 77
DSO: ... 79
DS1: ... 79
[E]
El ... 80
EXT ... 81

\section*{[F]}

FPO1 ... 83
FPO2 ... 85

\section*{[H]}

HALT ... 87
[I]
IN ... 88
INC ... 89
INM ... 90
INS ... 92

\section*{[L]}

LDEA ... 94

LDM ... 95
LDMB ... 95
LDMW ... 95

\section*{[M]}

MOV ... 97
MOVBK ... 100
MOVBKB ... 100
MOVBKW ... 100
MUL ... 102
MULU ... 105

\section*{[N]}

NEG ... 107
NOP ... 108
NOT ... 109
NOT1 ... 110

\section*{[O]}

OR ... 112
OUT ... 114
OUTM ... 115
[P]
POLL ... 117
POP ... 118
PREPARE ... 120
PS: ... 79
PUSH ... 122
[R]
REP ... 124
REPC ... 126
REPE ... 124
REPNC ... 127
REPNE ... 128
REPNZ ... 128
REPZ ... 124
RET ... 129
RETEM ... 131
RETI ... 132
RETXA ... 133
ROL ... 134
ROL4 ... 136
ROLC ... 137
ROR ... 139
ROR4 ... 141
RORC ... 142

\section*{[S]}

SET1 ... 144
SHL ... 147
SHR ... 149
SHRA ... 151
SS: ... 79
STM ... 153
STMB ... 153
STMW ... 153
SUB ... 155
SUB4S ... 157
SUBC ... 159

\section*{[T]}

TEST ... 161
TEST1 ... 163
TRANS ... 165
TRANSB ... 165

\section*{[X]}

XCH ... 166
XOR ... 167

Facsimile Message
From:

\section*{Name}

Company

\section*{Tel. \\ FAX}

Address
Thank you for your kind support.

\section*{North America}

NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130
Europe
NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274
South America
NEC do Brasil S.A.
Fax: +55-11-6462-6829

Hong Kong, Philippines, Oceania
NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Korea
NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411

Taiwan
NEC Electronics Taiwan Ltd.
Fax: 02-2719-5951

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

I would like to report the following error/make the following suggestion:
Document title: \(\qquad\)
Document number: \(\qquad\) Page number: \(\qquad\)

If possible, please fax the referenced page or drawing.
\begin{tabular}{|lcccc|}
\hline Document Rating & Excellent & Good & Acceptable & Poor \\
\hline Clarity & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Technical Accuracy & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
Organization & \(\square\) & \(\square\) & \(\square\) & \(\square\) \\
\hline
\end{tabular}```

